Translation Validation for Clock Transformations in a Synchronous Compiler

Van Chan Ngo, Jean-Pierre Talpin, Thierry Gautier, and Paul Le Guernic

INRIA Rennes - Bretagne Atlantique, 35042 Rennes Cedex, France {firstname,lastname}@inria.fr

Abstract. Translation validation was introduced as a technique to formally verify the correctness of code generators that attempts to ensure that program transformations preserve the semantics of input program. In this work, we adopt this approach to construct a validator that formally verifies the preservation of clock semantics during the SIGNAL compiler transformations. The clock semantics is represented as a first-order logic formula called *clock model*. We then introduce a *refinement* which expresses the preservation of clock semantics, as a relation on clock models. Our validator does not require any instrumentation or modification of the compiler, nor any rewriting of the source program.

Keywords: Formal Verification, Translation Validation, Certified Compiler, SMT Solver, Synchronous Data-Flow Languages.

1 Introduction

Motivation. Synchronous programming languages such as SIGNAL, LUSTRE and ESTEREL propose a formal semantic framework to give a high-level specification of safety-critical software in automotive and avionics systems [10,13,2]. As other programming languages, synchronous languages are associated with a compiler. The compiler takes a source program, analyses and transforms it, performs optimizations, and finally generates executable code for a particular hardware platform or in some general-purpose programming languages. However, a compiler is a large and very complex program which often consists of hundreds of thousands, if not millions, lines of code, divided into multiple sub-systems and modules. The compilation process involves many analyzes, program transformations and optimizations. Some transformations and optimizations may introduce additional information, or constrain the compiled program. They may refine its meaning and specialize its behavior to meet a specific safety or optimization goal. Consequently, it is not uncommon that compilers silently issue an incorrect result in some unexpected context or inappropriate optimization goal. To circumvent compiler bugs, one can entirely rewrite the compiler with a theorem proving tool such as Coq [8], or check that it is compliant to the DO-178C documents [22]. Nonetheless, these solutions yield a situation where any change of the compiler (e.g., further optimization and update) means redoing the proof.

Another approach, which provides ideal separation between the tool under verification and its checker, is trying to verify that the output and the input have the same semantics. In this aim, translation validation was introduced in the 90's by Pnueli et al. [20,21], as a technique to formally verify correctness of code generators. Translation validators can be used to ensure that program transformations do not introduce semantic discrepancies, or to help debugging the compiler implementation.

Contribution. We consider the SIGNAL compiler, in the first two phases, The clock information and Boolean abstraction are computed. The next phase is static scheduling and the final phase is the executable code generation. Obviously, one can prove that the input program and its transformed program at the final phase have the same semantics. However, we believe that a better approach consists in separating the concerns and proving for each phase the preservation of different kinds of semantic properties. In the case of a synchronous compiler such as SIGNAL, the preservation of the semantics can be decomposed into the preservation of clock semantics, data dependencies, and value-equivalence of variables [18].

This paper focuses on constructing a validator that proves the preservation of clock semantics in the first two phases of the Signal compiler. The clock semantics of the source program and its transformed counterpart are formally represented as *clock models*. A clock model is a first-order logic formula with *uninterpreted functions*. This formula deterministically characterizes the presence/absence status of all discrete data-flows (input, output and local variables of a program) manipulated by the specification at a given logic instant. Given two clock models, a *correct transformation* relation between them is checked by the existence of their *refinement* relation, which expresses the semantic preservation of clock semantics. In the implementation, we apply our translation validation to the first two transformation steps of the compiler.

The remainder of this paper is organized as follows. Section 2 introduces the Signal language. Section 3 presents the abstraction that represents the clock semantics in terms of first-order logic formula. In Section 4, we consider the definition of correct transformation on clock models which formally proves the conformance between the original specification and its transformed counterpart. The application of the verification process to the Signal compiler, and its integration in the Polychrony toolset [19] is addressed in Section 5. Section 6 presents related works and concludes our work.

2 The SIGNAL Language

SIGNAL [5,11] is a polychronous data-flow language that allows the specification of multi-clocked systems, called *polychrony models*. SIGNAL handles unbounded sequences of typed values $x(t)_{t \in \mathbb{N}}$, called *signals*, denoted as x. Each signal is implicitly indexed by a logical *clock* indicating the set of instants at which the signal is present, noted C_x . At a given instant, a signal may be present where it holds a value, or absent where it holds no value, denoted by \bot . Given two

signals, they are *synchronous* iff they have the same clock. A process, written P or \mathbb{Q} , consists of the synchronous composition of equations over signals x, y, z, written x := y op z or $x := \operatorname{op}(y, z)$, where op is an operator. In particular, a process can be used as a basic pattern, by means of an interface that describes its parameters and its input and output signals. Moreover, a process can use other subprocesses, or even other processes as external parameters. A program is a process and the language is modular.

Data Domains. Data types consist of usual scalar types (Boolean, integer, float, complex, and character), enumerated types, array types, tuple types, and the special type event. It is a subtype of the Boolean which has only one value, true.

Operators. The core language consists of two kinds of "statement" defined by the following primitive operators: four operators on signals and two operators on processes. The operators on signals define basic processes with implicit clock relations while the operators on processes are used to construct complex processes with the parallel composition operator. In the *delay* operator, inf and sup denote the greatest lower bound and the least upper bound.

- Stepwise Functions: $y := f(x_1, ..., x_n)$, where f is a n-ary function on values, defines a basic process whose output y is synchronous with $x_1, ..., x_n$ ($C_y = C_{x_1} = ... = C_{x_n}$) and $\forall t \in C_y, y(t) = f(x_1(t), ..., x_n(t))$.
- $C_{x_1}=\ldots=C_{x_n}$) and $\forall t\in C_y, y(t)=f(x_1(t),\ldots,x_n(t)).$ • $Delay:\ y:=x\$1$ init a defines a basic process such that y and x are synchronous $(C_y=C_x),\ y(t_0)=a,$ and $\forall t\in C_y \land t>t_0, y(t)=x(t^-)$ with $t_0=\inf\{t'|x(t')\neq \bot\}, t^-=\sup\{t'|t'< t\land x(t')\neq \bot\}.$
- Merge: y := x default z defines a basic process which specifies that y is present iff x or z is present $(C_y = C_x \cup C_z)$, and that y(t) = x(t) if $t \in C_x$ and y(t) = z(t) if $t \in C_z \setminus C_x$.
- Sampling: y := x when b where b is a Boolean signal, defines a basic process such that $\forall t \in C_x \cap C_b \wedge b(t) = true, y(t) = x(t)$, and otherwise, y is absent $(C_y = C_x \cap [b], \text{ where } [b] = \{t \in C_b | b(t) = \text{true}\})$.
- Composition: If P_1 and P_2 are processes, then $P_1|P_2$, also denoted as $(|P_1|P_2|)$, is the process resulting of their parallel composition. This process consists of the composition of the systems of equations. The composition operator is commutative, associative, and idempotent.
- Restriction: P where x, where P is a process and x is a signal, specifies a process by considering x as local variable to P (i.e., x is not accessible from outside P).

Clock Relations. Clock relations can be defined explicitly: $y := \hat{x}$ specifies that y with event type is the clock of x, C_x . The synchronization $\hat{x} = y$ means that x and y have the same clock. The clock extraction from a Boolean signal is denoted by a unary when: when b. The clock union $\hat{x} + y$ defines a clock as the union $C_x \cup C_y$. In the same way, the clock intersection $\hat{x} * y$ and the clock difference $\hat{x} - y$ define clocks $C_x \cap C_y$ and $C_x \setminus C_y$.

Example. The following Signal program emits a sequence of values FB, FB-1,..., 2, 1, from each value of a positive integer signal FB coming from its environment. We can see that the clock of the output signal is more frequent than that of the

input. The following diagram illustrates one possible execution of the program DEC.

```
process DEC=
(? integer FB; ! integer N) //FB is input signal and N is
   output signal
(| FB = when (ZN<=1) //FB is present when ZN holds a value
   smaller than 1
| N := FB default (ZN-1)
| ZN := N$1 init 1 //ZN takes the previous value of N
|)
where integer ZN end; //ZN is defined as a local signal</pre>
```

```
\perp \perp \perp
FB 6
                                                                   \perp
                                                                                  \perp
                                                                                                3
                                                                                                              \perp
                                                                                                                           \perp
                                                                                                                                         2
                          6 5 4 3 2
                                  4 3 2
                                                                                 1
                                                                                                3
C_{FB} \ \textbf{t}_0
                                                                                                \mathsf{t}_6
C_{ZN} t<sub>0</sub> t<sub>1</sub> t<sub>2</sub> t<sub>3</sub> t<sub>4</sub> t<sub>5</sub> t<sub>6</sub>
                                                                                                          t_7
\textbf{C}_{\textbf{N}} \quad \textbf{t}_{\textbf{0}} \quad \textbf{t}_{\textbf{1}} \quad \textbf{t}_{\textbf{2}} \quad \textbf{t}_{\textbf{3}} \quad \textbf{t}_{\textbf{4}} \quad \textbf{t}_{\textbf{5}} \quad \textbf{t}_{\textbf{6}} \quad \textbf{t}_{\textbf{7}} \quad \textbf{t}_{\textbf{8}} \quad \textbf{t}_{\textbf{9}}
```

3 Clock Model

In SIGNAL, clocks play a much more important role than in other synchronous languages, they are used to express the underlying control (i.e., the synchronization between signals) for any conditional definition. This differs from LUSTRE, where all clocks are built by sampling the fastest clock. We consider the following equation with the primitive operator sampling, where x and y are numerical signals, and b is a Boolean signal: y := x when b. To express the control, we need to represent the status of the signals x, y and b. We use a Boolean variable \hat{x} to capture the status of x: ($\hat{x} = \text{true}$) means x is present, and ($\hat{x} = \text{false}$) means x is absent. In the same way, the Boolean variable \hat{y} captures the status of y. For b, two Boolean variables \hat{b} and \tilde{b} are used to represent its status: ($\hat{b} = \text{true} \land \tilde{b} = \text{true}$) means b is present and holds a value true; ($\hat{b} = \text{true} \land \tilde{b} = \text{false}$) means b is present and holds a value false; and ($\hat{b} = \text{false}$) means b is absent. Hence, at a given instant, the clock relations of the equation above can be encoded by the formula: $\hat{y} \Leftrightarrow (\hat{x} \land \hat{b} \land \tilde{b})$

3.1 Abstraction

Let $X = \{x_1, ..., x_n\}$ be the set of all signals in program P consisting of input, output, register (corresponding to *delay* operator), and local signals, denoted by I, O, R and L, respectively. With each signal x_i , based on the encoding scheme proposed in [12], we attach a Boolean variable $\widehat{x_i}$ to encode its clock and a variable $\widehat{x_i}$ of same type as x_i to encode its value. The composition of processes

corresponds to logical conjunctions. Thus the clock model of P will be a conjunction $\Phi(P) = \bigwedge_{i=1}^n \phi(eq_i)$, whose atoms are $\widehat{x}_i, \widetilde{x}_i$, where $\phi(eq_i)$ is the abstraction of statement eq_i , and n is the number of statements in the program. In the following, we present the abstraction corresponding to each SIGNAL operator. Stepwise Functions. The functions which apply on signal values in the stepwise functions are usual logic operators (not, and, or), numerical comparison functions (<,>,=,<=,>=,/=), and numerical operators (+,-,*,/). In our experience working with the Signal compiler, it performs very few arithmetical optimizations and leaves most of the arithmetical expressions intact. Every definition of a signal is determined explicitly by the input and register signals, otherwise program can not be compiled. This suggests that most of the implications will hold independently of the features of the numerical comparison functions and numerical operators and we can replace these operations by uninterpreted functions. By following the encoding procedure of [1], for every numerical comparison function and numerical operator (denoted by □) occurring in an equation, we perform the following rewriting: i) Replace each $x \square y$ by a new variable v_{\square}^{i} of the same type as the return value by \square . Two stepwise functions $x \square y$ and $x' \square y'$ are replaced by the same variable v_{\square}^i iff x, y are identical to x' and y', respectively; ii) For every pair of newly added variables v_{\square}^{i} and v_{\square}^{j} , $i \neq j$, corresponding to the non-identical occurrences $x \square y$ and $x' \square y'$, add the implication $(\widetilde{x} = \widetilde{x'} \wedge \widetilde{y} = \widetilde{y'}) \Rightarrow \widetilde{v_{\square}^i} = v_{\square}^j$ into the abstraction $\Phi(P)$. The abstraction $\phi(y := f(x_1, ..., x_n))$ of stepwise functions is defined by induction as follows: $\phi(\mathtt{true}) = \mathtt{true} \text{ and } \phi(\mathtt{false}) = \mathtt{false}; \ \phi(y := x) = (\hat{y} \Leftrightarrow \hat{x}) \land (\hat{y} \Rightarrow (\widetilde{y} = \widetilde{x}));$ $\phi(y:=x)=(\hat{y}\Leftrightarrow \hat{x})\wedge(\hat{y}\Rightarrow(\widetilde{y}=\widetilde{x}))\wedge(\hat{x}\Rightarrow\widetilde{x}) \text{ if } x \text{ is an event signal; } \phi(y:=x)$ $\begin{array}{l} \operatorname{not} x) = (\hat{y} \Leftrightarrow \hat{x}) \wedge (\hat{y} \Rightarrow (\widetilde{y} \Leftrightarrow \neg \widetilde{x})); \ \phi(y := x_1 \ \operatorname{and} \ x_2) = (\hat{y} \Leftrightarrow \widehat{x_1} \Leftrightarrow \widehat{x_2}) \wedge (\hat{y} \Rightarrow (\widetilde{y} \Leftrightarrow \widetilde{x_1} \wedge \widetilde{x_2})); \ \phi(y := x_1 \ \operatorname{or} \ x_2) = (\hat{y} \Leftrightarrow \widehat{x_1} \Leftrightarrow \widehat{x_2}) \wedge (\hat{y} \Rightarrow (\widetilde{y} \Leftrightarrow \widetilde{x_1} \vee \widetilde{x_2})); \end{array}$ $\phi(y:=x_1 \ \square \ x_2) = (\hat{y} \Leftrightarrow \widehat{v_\square^i} \Leftrightarrow \widehat{x_1} \Leftrightarrow \widehat{x_2}) \land (\hat{y} \Rightarrow (\widetilde{y} = \widehat{v_\square^i})).$ Delay. Considering the delay operator, y:=x\$1 init a, its encoding $\phi(y:=x\$1)$

Delay. Considering the delay operator, y := x\$1 init a, its encoding $\phi(y := x\$1$ init a) contributes to $\Phi(P)$ with the following conjunct: $(\hat{y} \Leftrightarrow \hat{x}) \land (\hat{y} \Rightarrow ((\tilde{y} = m.x) \land (m.x' = \tilde{x}))) \land (m.x_0 = a)$. This encoding requires that at any instant, signals x and y have the same status (present or absent). To encode the value of the output signal as well, we introduce a memorization variable m.x that stores the last value of x. The next value of x is x and it is initialized to x in x in x.

Merge. The encoding of the merge operator, y := x default z, contributes to $\Phi(P)$ with the following conjunct: $(\hat{y} \Leftrightarrow (\hat{x} \lor \hat{z})) \land \hat{y} \Rightarrow ((\hat{x} \land (\widetilde{y} = \widetilde{x})) \lor (\neg \hat{x} \land (\widetilde{y} = \widetilde{z}))))$

Sampling. The encoding of the sampling operator, y := x when b, contributes to $\Phi(P)$ with the following conjunct: $(\hat{y} \Leftrightarrow (\hat{x} \wedge \hat{b} \wedge \bar{b})) \wedge (\hat{y} \Rightarrow (\widetilde{y} = \widetilde{x}))$

Composition. Consider the composition of two processes P_1 and P_2 . Its abstraction $\phi(P_1|P_2)$ is defined as follows: $\phi(P_1) \wedge \phi(P_2)$

Clock Relations. Given the above rules, we can obtain the following abstraction for derived operators on clocks. Here, z is a signal of type event: $\phi(z := \hat{x}) = (\hat{z} \Leftrightarrow \hat{x}) \land (\hat{z} \Rightarrow \bar{z}); \phi(\hat{x} = y) = \hat{x} \Leftrightarrow \hat{y}; \phi(z := \hat{x} + y) = (\hat{z} \Leftrightarrow (\hat{x} \lor \hat{y})) \land (\hat{z} \Rightarrow \bar{z});$

 $\begin{array}{l} \phi(z:=x \hat{\ } *y) = (\hat{z} \Leftrightarrow (\hat{x} \wedge \hat{y})) \wedge (\hat{z} \Rightarrow \bar{z}); \\ \phi(z:= \text{ when } b) = (\hat{z} \Leftrightarrow (\hat{b} \wedge \bar{b})) \wedge (\hat{z} \Rightarrow \bar{z}). \end{array}$

Example. Applying the abstraction rules above, the clock semantics of the program DEC is represented by the following formula $\Phi(\text{DEC})$, where ZN <= 1 and ZN - 1 are replaced by two fresh variables ZN1 and ZN2, and encoded by two uninterpreted function symbols $v_{<=}^1$ and v_{-}^1 , respectively.

$$\begin{split} &(\widehat{FB} \Leftrightarrow \widehat{ZN1} \wedge \widehat{ZN1}) \wedge (\widehat{ZN1} \Leftrightarrow \widehat{v_{<=}^1} \Leftrightarrow \widehat{ZN}) \wedge (\widehat{ZN1} \Rightarrow (\widehat{ZN1} = \widehat{v_{<=}^1})) \\ &\wedge (\widehat{ZN} \Leftrightarrow \widehat{N}) \wedge (\widehat{ZN} \Rightarrow (\widehat{ZN} = m.N \wedge m.N' = \widetilde{N})) \wedge (m.N_0 = 1) \\ &\wedge (\widehat{N} \Leftrightarrow \widehat{FB} \vee \widehat{ZN2}) \wedge (\widehat{N} \Rightarrow ((\widehat{FB} \wedge \widetilde{N} = \widehat{FB}) \vee (\neg \widehat{FB} \wedge \widetilde{N} = \widehat{ZN2}))) \\ &\wedge (\widehat{ZN2} \Leftrightarrow \widehat{v_{-}^1} \Leftrightarrow \widehat{ZN}) \wedge (\widehat{ZN2} \Rightarrow (\widehat{ZN2} = \widehat{v_{-}^1})) \end{split}$$

In the following sections, we denote input, output, register, memorization and local variables used in a clock model by I_{clk} , O_{clk} , R_{clk} , M_{clk} and L_{clk} , respectively. Note that the memorization variables are introduced only by the translation into clock models, they are not original in the Signal programs.

Definition 1 (Clock Configuration). Consider a clock model $\Phi(P)$ over the set of variables \hat{X} . A clock configuration \hat{I} is an interpretation over \hat{X} such that it is a model of the first-order logic formula $\Phi(P)$.

For instance, $(\widehat{\mathsf{FB}} \mapsto \mathsf{true}, \widehat{\mathsf{N}} \mapsto \mathsf{true}, \widehat{\mathsf{ZN}} \mapsto \mathsf{true}, \widehat{\mathsf{FB}} \mapsto 6, \widetilde{\mathsf{N}} \mapsto 6, \widehat{\mathsf{ZN}} \mapsto 1)$ is a clock configuration of $\Phi(\mathtt{DEC})$.

3.2 Concrete Clock Semantics

We rely on the basic elements of trace semantics [14] to define the clock semantics of a synchronous program. For each $x_i \in X$, we use \mathbb{D}_{x_i} to denote its domain of values, and $\mathbb{D}_{x_i}^{\perp} = \mathbb{D}_{x_i} \cup \{\perp\}$ to denote its domain of values with absent value, where $\perp \notin \mathbb{D}_{x_i}$ denotes the absent value. Then, the domain of values of X with absent value is defined as $\mathbb{D}_X^{\perp} = \bigcup_{i=1}^n \mathbb{D}_{x_i} \cup \{\perp\}$

Definition 2 (Clock Events, Clock Traces). Given a non-empty set X, the set of clock events on X, denoted by $\mathcal{E}c_X$, is the set of all possible interpretations I over X. The set of clock traces on X, denoted by $\mathcal{T}c_X$, is defined by the set of functions T_c defined from the set \mathbb{N} of natural numbers to $\mathcal{E}c_X$, denoted by $T_c: \mathbb{N} \longrightarrow \mathcal{E}c_X$.

An interpretation I is an assignment of values from X to \mathbb{D}_X^{\perp} . The assignment $I(x) = \bot$ means x holds no value while I(x) = v means that x holds the value v. The natural numbers represent the instants, t = 0, 1, 2, ..., a trace T_c is a chain of clock events. We denote the interpreted value of a variable x_i at instant t by $T_c(t)(x_i)$.

Definition 3 (Restriction Clock Trace). Given a non-empty set X, a subset $X_1 \subseteq X$, and a clock trace T_c being defined on X, the restriction of T_c onto X_1 is denoted by $X_1.T_c$. It is defined as $X_1.T_c: \mathbb{N} \longrightarrow \mathcal{E}c_{X_1}$ such that $\forall t \in \mathbb{N}, \forall x \in X_1, X_1.T_c(t)(x) = T_c(t)(x)$.

Let X be the set of all signals in program P. We write $[[P]]_c$ to denote the clock semantics of P which is defined as the set of all possible clock traces on X. For any subset $X_1 \subseteq X$, the set of all restriction clock traces on X_1 defines the clock semantics of P on X_1 , denoted by $([[P]]_c)_{X_1}$.

Let $\Phi(P)$ be the clock model of the program P. We now define the concrete clock semantics of a clock model based on the notion of clock configurations. Given a clock configuration \hat{I} , the set of clock events according to \hat{I} is the set of interpretations I such that for every signal x_i , if x_i holds a value then $\hat{x_i}$ has the value true (x_i is present), and $\tilde{x_i}$ holds the same value as x_i . Otherwise, $\hat{x_i}$ has the value false (meaning x_i is absent). The set of clock events according to \hat{I} and the set of all clock events of $\Phi(P)$ are computed as follows:

$$\begin{array}{ll} S_{\mathcal{E}c_X}(\hat{I}) &= \{I \in \mathcal{E}c_X | \ \forall x_i \in X, (I(x_i) = \hat{I}(\widehat{x_i}) \land \hat{I}(\widehat{x_i}) = \mathtt{true}) \\ & \lor (I(x_i) = \bot \land \hat{I}(\widehat{x_i}) = \mathtt{false}) \} \\ S_{\mathcal{E}c_X}(\varPhi(\mathtt{P})) &= \bigcup_{\hat{I} \models \varPhi(\mathtt{P})} S_{\mathcal{E}c_X}(\hat{I}) \end{array}$$

With a set of clock events $S_{\mathcal{E}c_X}(\Phi(P))$, the concrete clock semantics of $\Phi(P)$ is defined by the following set of clock traces $\Gamma(\Phi(P)) = \{T_c \in \mathcal{T}c_X | \forall t, T_c(t) \in S_{\mathcal{E}c_X}(\Phi(P))\}$. For any subset $X_1 \subseteq X$, the concrete clock semantics of $\Phi(P)$ on X_1 is defined as $\Gamma(\Phi(P))_{\backslash X_1} = \{X_1.T_c | T_c \in \mathcal{T}c_X \text{ and } \forall t, T_c(t) \in S_{\mathcal{E}c_X}(\Phi(P))\}$. Due to the lack of space, we do not present the proof of soundness of our abstraction.

4 Clock Model Translation Validation

We adopt the translation validation approach [20,21] to formally verify that the clock semantics is preserved for every transformation of the compiler. In order to apply the translation validation to the transformations, we capture the clock semantics of the original program and its transformed counterpart by means of clock models. Then we introduce a *refinement* relation which expresses the preservation of clock semantics, as relation on clock models.

4.1 Clock Refinement

Let $\Phi(A)$ and $\Phi(C)$ be two clock models of programs A and C, to which we refer respectively as a source program and its transformed counterpart produced by the compiler. We denote the sets of all signals in A, C by X_A and X_C , respectively. The corresponding sets of variables which are used to construct the clock models are denoted by \widehat{X}_A and \widehat{X}_C . Consider the finite set of common signals $X = X_A \cap X_C$ and the set of common variables which are used to construct the clock models is $\widehat{X} = \widehat{X}_A \cap \widehat{X}_C$, we say that A and C have the same clock semantics on X if $\Phi(A)$ and $\Phi(C)$ have the same set of concrete restriction clock traces on X:

$$\forall X.T_c.(X.T_c \in \Gamma(\Phi(\mathtt{C}))_{\backslash X} \Leftrightarrow X.T_c \in \Gamma(\Phi(\mathtt{A}))_{\backslash X})$$

In fact, the compilation makes the transformed program more concrete. For instance, when the Signal compiler performs the "endochronization" which is

used to generate the sequential executable code, the signal with the fastest clock is always present in the generated code. Moreover, compilers perform transformations and optimizations for removing or eliminating some redundant behaviors of the source program (e.g., eliminating subexpressions, trivial clock relations). Consequently, the above requirement is too strong to be practical. Hence, we have to relax it as follows:

$$\forall X.T_c.(X.T_c \in \Gamma(\Phi(\mathbf{C}))_{\setminus X} \Rightarrow X.T_c \in \Gamma(\Phi(\mathbf{A}))_{\setminus X})$$

It expresses that every restriction clock trace of $\Phi(C)$ is also a clock trace of $\Phi(A)$ on X, or $\Gamma(\Phi(C))_{\backslash X} \subseteq \Gamma(\Phi(A))_{\backslash X}$. We say that $\Phi(C)$ is a correct clock transformation of $\Phi(A)$, or $\Phi(C)$ is a clock refinement of $\Phi(A)$ on X, denoted by $\Phi(C) \sqsubseteq_{clk} \Phi(A)$.

Proposition 1. The clock refinement is reflexive and transitive

Proof. Proposition 1 is proved based on the clock refinement definition. $\Phi(P) \sqsubseteq_{clk} \Phi(P)$ since $\Gamma(\Phi(P))_{\backslash X} \subseteq \Gamma(\Phi(P))_{\backslash X}$. For every clock trace $X.T_c \in \Gamma(\Phi(P_1))_{\backslash X}$, $\Phi(P_1) \sqsubseteq_{clk} \Phi(P_2)$ on X implies $X.T_c \in \Gamma(\Phi(P_2))_{\backslash X}$. Since $\Phi(P_2) \sqsubseteq_{clk} \Phi(P_3)$ on X, we have $X.T_c \in \Gamma(\Phi(P_3))_{\backslash X}$, or $\Phi(P_1) \sqsubseteq_{clk} \Phi(P_3)$ on X.

4.2 Adaptation to SIGNAL Compiler

We will adapt the definition of the above general clock refinement to the case of the Signal compiler. We need to consider the following factors [4]. A first consideration is that the programs take the inputs from their environment and the register values. Then, they calculate the outputs to react with the environment. In general, the programs can use some local variables to make the output calculations. However, from the outside, the natural observation of the programs is the snapshot of the values of the input and output signals. In our context, it is the snapshot of the presence of the input and output signals. For example, for the program DEC, the observation is the tuple of the presence of the signals (FB, N) at a considered instant.

A second consideration is that in the compilation process of the Signal compiler, the local signals in the source program do not necessarily have counterparts in the transformed program. However, all input and output signals are preserved in the transformations and are represented by identical names in the transformed program. Moreover, all signals in the R set are also preserved in the transformations. Therefore, it is natural to choose the snapshot of the presence of the input and output signals to be the observation for the transformed program.

These considerations let us adapt the above definition of clock refinement as follows. Let X_A and X_C be the sets of all signals in the source program A and its counterpart transformed program C. We write X_{IO} to denote the set of common input and output signals. We say that C is correct transformation of A if at any instant, the tuples of values representing the presence of the signals in X_{IO} are the same in both programs. In other words, $\Phi(C) \sqsubseteq_{clk} \Phi(A)$ on X_{IO} .

4.3 Proving Clock Refinement by SMT

Our aim is proving that $\Phi(C)$ refines $\Phi(A)$ on X_{IO} . Let \widehat{X}_A , \widehat{X}_C and \widehat{X}_{IO} be the set of variables which are used to construct $\Phi(A)$, $\Phi(C)$ and the set of common variables between the two clock models. For every variable in the clock model $\Phi(C)$ except the common variables in \widehat{X}_{IO} , we added "c" as superscript to distinguish them from the variables in the clock model of the input program. The standard way of proving the existence of the clock refinement is based on the following elements:

- The identification of a variable mapping that maps the non input/output variables from the clock model $\Phi(A)$ to the non input/output variables in the clock model $\Phi(C)$. We denote the mapping by: $\widehat{X_A} \setminus \widehat{X_{IO}} = \alpha(\widehat{X_C} \setminus \widehat{X_{IO}})$
- The premises of a rule such that if the premises hold, then the conclusion, $\Phi(C)$ refines $\Phi(A)$, is true. The premise is presented in Fig. 1.

```
For a variable mapping \widehat{X_A} \setminus \widehat{X_{IO}} = \alpha(\widehat{X_C} \setminus \widehat{X_{IO}}),
\mathbf{Premise} \ \forall \widehat{I} \ \text{over} \ \widehat{X_A} \cup \widehat{X_C}. (\widehat{I} \models \Phi(\mathtt{C}) \Rightarrow \widehat{I} \models \Phi(\mathtt{A}))
\mathbf{Conclusion} \ \Phi(\mathtt{C}) \sqsubseteq_{clk} \Phi(A) \ \text{on} \ X_{IO}
```

Fig. 1. Rule CLKREF

The rule CLKREF indicates that for any interpretation \hat{I} over $\widehat{X_A} \cup \widehat{X_C}$ such that the variable mapping is evaluated to true, \hat{I} is a clock configuration of $\Phi(\mathbb{C})$ then it is also a clock model of $\Phi(\mathbb{A})$. Then there exists a clock refinement for $(\Phi(\mathbb{C}), \Phi(\mathbb{A}))$. The rule CLKREF is sound based on the following theorem.

Theorem 1. For a variable mapping $\widehat{X_A} \setminus \widehat{X_{IO}} = \alpha(\widehat{X_C} \setminus \widehat{X_{IO}})$, if the formula $\Phi(\mathbb{C}) \Rightarrow \Phi(\mathbb{A})$ is valid, then $\Phi(\mathbb{C}) \sqsubseteq_{clk} \Phi(\mathbb{A})$ on X_{IO} .

Proof. To prove it, we have to show that for every interpretation \hat{I} over $\hat{X} = \widehat{X_A} \cup \widehat{X_C}$ such that it is evaluated to true. If $\hat{I} \models (\Phi(\mathtt{C}) \Rightarrow \Phi(\mathtt{A}))$, then $\Gamma(\Phi(\mathtt{C}))_{\backslash X_{IO}} \subseteq \Gamma(\Phi(\mathtt{A}))_{\backslash X_{IO}}$. Given $X_{IO}.T_c \in \Gamma(\Phi(\mathtt{C}))_{\backslash X_{IO}}$, it means that $\forall t, T_c(t) \in S_{\mathcal{E}c_X}(\Phi(\mathtt{C}))$. Since for every interpretation $\hat{I}, \hat{I} \models \Phi(\mathtt{C})$ implies that $\hat{I} \models \Phi(\mathtt{A})$, thus $S_{\mathcal{E}c_X}(\Phi(\mathtt{C})) \subseteq S_{\mathcal{E}c_X}(\Phi(\mathtt{A}))$ under the variable mapping. We get $T_c(t) \in S_{\mathcal{E}c_X}(\Phi(\mathtt{A}))$ for every t. Therefore, we have $T_c \in \Gamma(\Phi(\mathtt{A}))$.

Consider a variable $x \in \widehat{X_A} \setminus \widehat{X_{IO}}$, the mapping α_x of the variable mapping defines the value of x in the clock model $\Phi(A)$ α -related to the value represented by the clock model $\Phi(C)$. We therefore need to describe the mappings α_x for $x^c \in \widehat{X_C} \setminus \widehat{X_{IO}} = M_{clk} \cup R_{clk} \cup L_{clk}$. Recall that every register signal s, we introduce memorization variables m.s. m.s' in the clock model $\Phi(A)$, and the corresponding memorization variables m.s. m.s' in the clock model $\Phi(C)$. Therefore, we define the following instance of the α mapping for each register signal $s: \widetilde{s} = \widetilde{s^c} \Rightarrow m.s = m.s^c \wedge m.s' = m.s'^c$.

For example, the mapping for the variables $m.N, m.N', m.N^c$, and $m.N'^c$ will be given by the formula: $\widetilde{N} = \widetilde{N^c} \Rightarrow m.N = m.N^c \wedge m.N' = m.N'^c$.

It remains to define the instance of the mapping α for variables $\hat{l}, \tilde{l} \in R_{clk} \cup L_{clk}$ in the clock model $\Phi(A)$ which correspond to the local or register signal named l in the program. In a Signal program, one signal is defined by an equation l=eq, if we follow the definitions of all output and local signals in this equation and apply successively substitutions, then we get that the equation is constructed only by the input and register signals. This property is yielded since the Signal program is determinate, meaning that all definitions of signals are defined determinately by the input and register signals, and the compilers rejects all non-determinate program. Equivalently, in the corresponding clock model $\Phi(A)$, the output, register and local variables are determinately defined by the input I and memorization M variables. The definition is written in the clock model in the form $\hat{l} \Leftrightarrow \hat{f} \land (\hat{l} \Rightarrow \tilde{l} = \tilde{f})$ or $\hat{l} \Leftrightarrow \hat{f} \land (\hat{l} \Rightarrow \tilde{l} = \tilde{f}) \land \tilde{f}_0$, where \hat{f}, \tilde{f} and \tilde{f}_0 are the formulas which define the clock relation, the value, and the initial value of the signal l in the clock model $\Phi(A)$. Therefore, we define the following instance of the α mapping in the clock model corresponding to each register or local signal l: $\hat{l} \Leftrightarrow \hat{f} \land (\hat{l} \Rightarrow \tilde{l} = \tilde{f})$ or $\hat{l} \Leftrightarrow \hat{f} \land (\hat{l} \Rightarrow \tilde{l} = \tilde{f}) \land f_0$.

For example, the mapping for the variables \widehat{ZN} and \widehat{ZN} in the clock model $\Phi(\mathtt{DEC})$ corresponding to the local variable ZN in the program DEC will be given by the formula: $(\widehat{ZN} \Leftrightarrow \widehat{N}) \wedge (\widehat{ZN} \Rightarrow (\widehat{ZN} = m.N \wedge m.N' = \widetilde{N})) \wedge (m.N_0 = 1)$.

Therefore, the variable mapping $\widehat{X_A} \setminus \widehat{X_{IO}} = \alpha(\widehat{X_C} \setminus \widehat{X_{IO}})$ is expressed as the following formula:

To solve the validity of the formula $(\Phi(\mathtt{C})\Rightarrow \Phi(\mathtt{A}))$ in Theorem 1 under the variable mapping, a SMT solver is needed since this formula involves non-Boolean variables and uninterpreted functions (using a SAT solver would not be sufficient). A SMT solver decides the satisfiability of arbitrary logic formulas of linear real and integer arithmetic, scalar types, other user-defined data structures, and uninterpreted functions. If the formula belongs to the decidable theory, the solver gives two types of answers: sat when the formula has a model (there exists an interpretation that satisfies it); or unsat, otherwise. In our case, we will ask the solver to check whether the formula $\neg(\Phi(\mathtt{C}) \land \widehat{X_A} \setminus \widehat{X_{IO}} = \alpha(\widehat{X_C} \setminus \widehat{X_{IO}}) \Rightarrow \Phi(\mathtt{A})$) is unsatisfiable, since this formula is unsatisfiable iff $\models (\Phi(\mathtt{C}) \land \widehat{X_A} \setminus \widehat{X_{IO}} = \alpha(\widehat{X_C} \setminus \widehat{X_{IO}}) \Rightarrow \Phi(\mathtt{A})$). In our translation validation, the clock models which are constructed from Boolean or numerical variables and uninterpreted functions belong to a part of first-order logic which has a small model property according to [3]. The numerical variables are involved only in some implications with uninterpreted functions such as $(\widetilde{x} = \widetilde{x'} \land \widetilde{y} = \widetilde{y'}) \Rightarrow \widetilde{v_{\square}^i} = \widehat{v_{\square}^j}$. In addition, the formula is quantifier-free. This means that the check of sat-

In addition, the formula is quantifier-free. This means that the check of satisfiability can be established by examining a certain finite cardinality of models. Therefore, the formula can be solved efficiently and significantly improves the scalability of the solver.

5 Implementation

This section describes the implementation of our validator and some adaptation when the translation validation is applied to the real SIGNAL compiler. We also show the previously unknown bugs have been detected so far by our validator.

5.1 Towards Certified Compiler

Given a program P, with an unverified compiler, the compilation process can be represented in the following pseudo-code, where Cp(P) is the compilation step from the source program P to either compiled code IR(P) or compilation errors:

```
if (Cp(P) is Error) then
  output Error;
else output IR(P);
```

Now, the compilation is followed by our refinement verification which checks that the transformed program IR(P) refines P w.r.t. the clock semantics:

```
if (Cp(P) \text{ is Error}) then output Error; else if (\Phi(IR(P)) \sqsubseteq_{clk} \Phi(P)) then output IR(P); else output Error;
```

This will provide a formal guarantee as strong as that provided by a certified compiler in case the correctness of the validator is proved. We describe the main components of the implementation which is integrated in the existing POLY-CHRONY toolset [19] to prove the preservation of clock semantics of the SIGNAL compiler. We are interested here in the first phase: clock calculation and Boolean abstraction where the intermediate forms of the source program of are expressed in the SIGNAL language itself.

At a high level, our validator, which is depicted in Figure 2, works as follows. First, it takes the input program P and its transformed counterpart P_BASIC_TRA, and constructs the corresponding clock models. These clock models are combined as the formula $(\Phi(P_BASIC_TRA) \Rightarrow \Phi(P))$. In the solving phase, it checks the validity of the formula $\Phi(P_BASIC_TRA) \Rightarrow \Phi(P)$. The result of this check can be exploited for the preservation of clock semantics of the transformations. If the formula is not valid then it emits a compiler bug. Otherwise, the compiler continues its work. The same procedure is applied for the other steps of the compiler. Finally, our verification process asserts that $\Phi(P_BOOL_TRA) \sqsubseteq_{clk} \Phi(P_BASIC_TRA) \sqsubseteq_{clk} \Phi(P)$ along the transformations of the compiler. We delegate the checking of the clock refinement to a SMT solver. For our experiments, we consider the YICES [9] solver, which is one of the best solvers at the SMT-COMP competition [23].

5.2 Detected Bugs

So far, our validator has revealed three previously unknown bugs in the compilation of the Signal compiler. The first problem was introduced when multiple




Fig. 2. The Integration within POLYCHRONY Toolset

constraints condition a clock such as in the following segment of Signal program and its clock calculation part in transformed programs:

```
// P_BASIC_TRA.SIG // P_BOOL_TRA.SIG

| CLK_x := when (y <= 9) | when Tick ^= C_z ^= C_CLK

| CLK := when (y >= 1) | when C_z ^= x ^= z

| CLK_x ^= CLK | C_z := y <= 9

| CLK ^= XZX_24 | C_CLK := y >= 1

// P.SIG

| x ^= when (y <= 9)

| x ^= when (y >= 1)
```

In the transformed counterpart P_BASIC_TRA, the introduction of signal XZX_24 and the synchronization between CLK and XZX_24 cause the incorrect specification of clocks, the signal x might be absent when XZX_24 is absent, which is not the case in P, nor in P_BOOL_TRA). This bug was caught by our validator when it found that $\Phi(P_BOOL_TRA) \not\sqsubseteq_{clk} \Phi(P_BASIC_TRA)$.

The second problem is the wrong implementation of **xor** operator as shown in the following program. The validator detects this bug with the fact that $\Phi(P_BASIC_TRA) \not\sqsubseteq_{clk} \Phi(P)$.

```
// P.SIG // P_BASIC_TRA.SIG | b3 := (true xor true) and b1 | CLK_b1 := ^b1 | CLK_b1 ^= b1 ^= b3 | b3 := b1
```

The last problem detected was not found by the translation validation but was indirectly discovered when trying to apply it. It occurred in a program in which a merge operator with a constant signal was used, such as y := 1 default x. In this case, the code generation phase of the compiler dealt wrongly with the clock context of a constant signal by introducing a syntax error in the generated C code. The bug and its fix are given by:

```
// Version with bug
if (C_y) {
    y = 1; else y = x;
    w_ClockError_y(y);
}

// Version without bug
if (C_y) {
    if (C_y) y = 1; else y = x;
    w_ClockError_y(y);
}
```

6 Related Work and Conclusion

The notion of translation validation was introduced in [20,21] by A. Pnueli et al. to verify the code generator of Signal. In that work, the authors define a language of symbolic models to represent both the source and target programs, called Synchronous Transition Systems (Sts). A Sts is a set of logic formulas which describes the functional and temporal constraints of the whole program and its generated C code. Then they use BDD [6] representations to implement the symbolic Sts models, and their proof method uses a solver to reason on constraints over signals. The drawback of this approach is that it does not capture explicitly the clock semantics. Additionally, for a large program, the formula is very large, including numerical expressions that cause some inefficiency. Moreover, the whole calculation of a synchronous program or the corresponding generated code is considered as one atomic transition in Sts, thus it does not capture the data dependencies between signals and does not explicitly prove the preservation of abstract clocks in the compiler transformations.

Another related work is the static analysis of SIGNAL programs for efficient code generation [12]. In a similar way as we do, the authors formalize the abstract clocks and clock relations as first-order logic formulas with the help of interval abstraction technique. The objective is to make the generated code more efficient by detecting and removing the dead-code segments (e.g., segment of code to compute a data-flow which is always absent). They determine the existence of empty clocks, mutual exclusion of two or more clocks, or clock inclusions, by reasoning on the formal model using a SMT solver.

Some other works have adopted the translation validation approach in verification of transformations, and optimizations. In [16], the translation validation is used to verify several common optimizations such as common subexpression elimination, register allocation, and loop inversion. The validator is simulationbased, that means it checks the existence of a simulation relation between two programs. Leroy et al. [15,7] used this technique to develop the COMPCERT highassurance C compiler. The programs before and after the transformations and optimizations of the compiler are represented in a common intermediate form, then the preservation of semantics is checked by using symbolic execution and the proof assistant Coq. It also has shown that translation validation can be used to validate advanced loop optimizations such as software pipelining as in [25]. Tristan et al. [24] recently proposed a framework for translation validation of LLVM optimizer. For a function and its optimized counterpart, they compute a shared value-graph. The graph is normalized (roundly speaking, the graph is reduced). After the normalizing, if the outputs of two functions are represented by the same sub-graph, they can safely conclude that two functions are equivalent.

With the same purpose, in the work of [17], we encode the source SIGNAL programs and their transformations with *Polynomial Dynamical Systems* (PDS), and we prove that the transformations preserve the abstract clocks and clock relations of the source programs. This approach uses simulation relation in model checking techniques, and it suffers from the increasing of the state-space when it deals with large programs. On the contrary, in our present work, the abstract

clocks and clock relations are described as a logic formula over Boolean variables. Thanks to the efficiency of SMT solver implementation in processing formulas over Boolean variables and uninterpreted functions, our approach can deal with large programs whose number of variables is large. This situation generally makes the state-space explosion problem in model checking techniques.

The present paper provides a proof of correctness of a the synchronous dataflow compiler. We have presented a technique based on SMT solving to prove the preservation of clock semantics during the compilation. Namely, we have shown that implicit clock relations, describing the discrete timing model of a dataflow specification, are preserved in their implementation. The desired behavior of a given source program and the transformed one are represented as clock models. A refinement relation between source and transformed programs is used to express the preservation, which is checked by using a SMT solver. We have constructed and integrated our validator within the POLYCHRONY toolset to prove the correctness of the SIGNAL compiler.

We believe that our validator must have the following features to be effective and realistic. First, we do not modify or instrument the compiler, and we treat the compiler as a "black box". Hence the validator is not affected by some future update or modification of the compiler. We only need some additional information about the mapping between original names and potential new names of local variables. Our approach consists in applying formal methods to the compiler transformations themselves in order to automatically generate formal evidence that the clock semantics of the source program is preserved during program transformations, as per applicable qualification standard. Second, it is important that the validator can be scaled to large programs. For this purpose, we represent the desired program semantics using a scalable abstraction and we use efficient SMT libraries [9] to achieve the expected goals: traceability and formal evidence. Moreover, this approach provides an attractive alternative to develop a certified compiler for a synchronous language since in general the validator is much smaller and easier to verify than the compiler it validates.

References

- Ackerman, W.: Solvable Cases of the Decision Problem. Study in Logic and the Foundations of Mathematics. North-Holland, Amsterdam (1954)
- 2. Berry, G.: The Foundations of Esterel. In: Proof, Language and Interaction: Essay in Honor of Robin Milner, MIT Press (2000)
- 3. Borger, E., Gradel, E., Gurevich, Y.: The Classical Decision Problem. Spinger-Verlag (1996)
- 4. Besnard, L., Gautier, T., Le Guernic, P., Talpin, J.-P.: Compilation of Polychronous Data Flow Equations. In: Synthesis of Embedded Software. Springer (2010)
- 5. Benveniste, A., LeGuernic, P.: Hybrid Dynamical Systems Theory and the Signal Language. IEEE Transactions on Automatic Control 35(5), 535–546 (1990)
- Bryant, R.: Graph-based Algorithms for Boolean Function Manipulation. IEEE Transactions on Computers, C 35(8), 677–691 (1986)
- 7. Inria, The CompCert Project, http://compcert.inria.fr

- 8. Inria, The Coq Proof Assitant, http://coq.inria.fr
- 9. Dutertre, B., de Moura, L.: Yices Sat-solver (2009), http://yices.csl.ri.com
- Gamatié, A.: Designing Embedded Systems with the Signal Programming Language: Synchronous, Reactive Specification, pp. 971–978. Springer, New York (2009) ISBN 978-1-4419-0940-4
- 11. Kahn, G. (ed.): FPCA 1987. LNCS, vol. 274. Springer, Heidelberg (1987)
- Gamatié, A., Gonnord, L.: Static Analysis of Synchronous Programs in Signal for Efficient Design of Multi-Clocked Embedded Systems. In: ACM SIG-PLAN/SIGBED Conference on Languages, Compilers, Tools and Theory for Embedded Systems LCTES 2011, Chicago, IL, USA (April 2011)
- Halbwachs, N.: A Synchronous Language at Work: the Story of Lustre. In: 3th ACM-IEEE International Conference on Formal Methods and Models for Codesign, MEMOCODE 2005 (July 2005)
- 14. Le Guernic, P., Gautier, T.: Advanced Topics in Data-flow Computing, Chapter Data-flow to von Neumann: the Signal Approach, pp. 413–438. Prentice-Hall (1991)
- 15. Leroy, X.: Formal Certification of a Compiler Back-end, or Programming a Compiler with a Proof Assistant. In: 33rd Symposium Principles of Programming Languages, pp. 42–54. ACM Press (2006)
- 16. Necula, G.C.: Translation Validation for an Optimizing Compiler. In: Proceeding PLDI 2000 Proceedings of the ACM SIGPLAN 2000 Conference on Programming Language Design and Implementation, pp. 83–94 (May 2000)
- 17. Ngo, V.C., Talpin, J.-P., Gautier, T., Le Guernic, P., Besnard, L.: Formal Verification of Compiler Transformations on Polychronous Equations. In: Derrick, J., Gnesi, S., Latella, D., Treharne, H. (eds.) IFM 2012. LNCS, vol. 7321, pp. 113–127. Springer, Heidelberg (2012)
- 18. Ngo, V.C.: Formal Verification of a Synchronous Data-flow Compiler: from Signal to C. In: PhD thesis (2014)
- Inria/Espresso, Polychrony Toolset, http://www.irisa.fr/espresso/Polychrony
- Pnueli, A., Siegel, M., Singerman, E.: Translation Validation. In: Steffen, B. (ed.)
 TACAS 1998. LNCS, vol. 1384, pp. 151–166. Springer, Heidelberg (1998)
- Pnueli, A., Shtrichman, O., Siegel, M.: Translation Validation: From Signal to C. In: Olderog, E.-R., Steffen, B. (eds.) Correct System Design. LNCS, vol. 1710, pp. 231–255. Springer, Heidelberg (1999)
- 22. RTCA, DO-178C, http://rtca.org
- 23. Stump, A., Deters, M.: SMT-Comp (2009), http://www.smtcomp.org/2009
- 24. Tristan, J.-B., Govereau, P., Morrisett, G.: Evaluating Value-graph Translation Validation for LLVM. In: ACM SIGPLAN Conference on Programming and Language Design Implementation, California (June 2011)
- 25. Tristan, J.-B., Leroy, X.: A Simple, Verified Validator for Software Pipelining. In: 37th Principles of Programming Languages, pp. 83–92. ACM Press (2010)