

Formal verification of synchronous data-flow program transformations toward certified compilers

Van Chan NGO (✉)¹, Jean-Pierre TALPIN¹, Thierry GAUTIER¹,
Paul Le GUERNIC¹, Loïc BESNARD²

¹ INRIA Rennes-Bretagne Atlantique, Rennes 35042, France

² IRISA/CNRS, Rennes 35042, France

© Higher Education Press and Springer-Verlag Berlin Heidelberg 2013

Abstract Translation validation was invented in the 90's by Pnueli et al. as a technique to formally verify the correctness of code generators. Rather than certifying the code generator or exhaustively qualifying it, translation validators attempt to verify that program transformations preserve semantics. In this work, we adopt this approach to formally verify that the clock semantics and data dependence are preserved during the compilation of the Signal compiler. Translation validation is implemented for every compilation phase from the initial phase until the latest phase where the executable code is generated, by proving the transformation in each phase of the compiler preserves the semantics. We represent the clock semantics, the data dependence of a program and its transformed counterpart as first-order formulas which are called clock models and synchronous dependence graphs (SDGs), respectively. We then introduce clock refinement and dependence refinement relations which express the preservations of clock semantics and dependence, as a relation on clock models and SDGs, respectively. Our validator does not require any instrumentation or modification of the compiler, nor any rewriting of the source program.

Keywords formal verification, translation validation, certified compiler, multi-clocked synchronous programs, embedded systems.

1 Introduction

The synchronous languages such as Esterel, Lustre, and Signal [1–3] have been introduced and successfully used to design and implement embedded and critical real-time systems. They have associated compilers, which transform, optimize, and generate code in some general-purpose programming language. Their compilation involves many analyzes, and program transformations. Some transformations may introduce additional information or constraints, to refine the meaning, and/or specialize the behavior of the original program, such as optimization or static scheduling. Thus, the complexity of these compilers increases the risk that their large-scale use may yield bugs. In a safety-critical framework, it is naturally required that the compiler must be formally verified as well to ensure that the source program semantics is preserved.

To circumvent compiler bugs, one can entirely rewrite the compiler with a theorem proving tool such as Coq [4], or check that it is compliant to DO-178C documents [5]. However, these solutions yield a situation where any change of the compiler (e.g., further optimization and update) means redoing the proof. Another approach, which provides ideal separation between the tool under verification and its checker, is trying to verify that the output and the input have the same semantics. In this aim, *translation validation* was introduced in the 90's by Pnueli et al. [6,7], as a technique to formally verify correctness of code generators. Translation validators

can be used to ensure that program transformations do not introduce semantic discrepancies, or to help debugging the compiler implementation. Some other works have adopted the translation validation approach in verification of transformations, and optimizations. In [8,9], the programs before and after the transformations and optimizations of a C compiler are represented in a common intermediate form, then the preservation of semantics is checked by using symbolic execution and the Coq proof assistant.

A compiler generally involves several phases during its compilation process. For instance, the Signal compiler, in its first two phases: *calculates the clock information*, makes *Boolean abstraction*, and makes *static scheduling*. The final phase is the executable code generation. One can try to prove globally that the input program and its final transformed program have the same semantics. However, we believe that a better approach consists in separating the concerns and proving for each phase the preservation of different kinds of semantic properties. In this case of the Signal compiler, the preservation of the semantics can be decomposed into the preservation of clock semantics, data dependence, and value-equivalence of variables. As first contribution to this work, this paper focuses on proving the preservation of clock semantics in the first phases of the Signal compiler. The preservation of clock semantics described in the present contribution will be used to verify the value-equivalence between data-flows in the source program and its generated code. Thanks to clock semantics preservation, the evaluation of a *normalizing* value-graph [10], used for that purpose, will be more efficient and faster. Moreover, the encoding of clock information considered here will be reused in order to represent the dependence graph of the synchronous programs for studying the preservation of data dependence which is considered as the other contribution of this work.

The clock semantics of the source program and its transformed counterpart are formally represented as *clock models*. A clock model is a first-order logic formula with *uninterpreted functions*. This formula deterministically characterizes the presence/absence status of all discrete data-flows (input, output and local variables of the program) manipulated by the specification at a given instant. Given two clock models, a *correct transformation* relation between them is defined, which expresses the semantic preservation of clock information. In the implementation, we apply our translation validation to the first two transformation steps of the compiler.

With the similar approach, the dependence in the source program and its transformed counterpart is represented by the formal structure, called *synchronous dependence graph*

(SDG). A SDG for a given program is a labelled directed graph in which each node is a signal or a clock and each edge represents a dependence between nodes. Each edge is labeled by a clock expression called *clock constraint* at which the dependence between two extremity nodes is effective. Given two SDGs, a *correct transformation* relation between them is defined which expresses the semantic preservation of data dependence. In implementation, an SMT (satisfiability modulo theory)-solver is used for checking the existence of the correct transformation relations. We apply this validation to the second transformation steps of the compiler, *static scheduling*.

At a high level, our tool works as follows. For each transformation, it takes the input program and its transformed counterpart, and constructs the corresponding clock models, SDGs. Then it delegates the existence checking of the correct transformation relation to a solver. If the result is that the relation does not exist then a “compiler bug” message is emitted. Otherwise, the compiler continues its work. We believe that our validator must have the following features to be effective and realistic. First, we do not modify or instrument the compiler, and we treat the compiler as a “black box”. Hence the validator is not affected by some future update or modification of the compiler. We only need some additional information about the mapping between original names and potential new names of local variables. Our approach consists in applying formal methods to the compiler transformations themselves in order to automatically generate formal evidence that the clock semantics of the source program is preserved during program transformations, as per applicable qualification standard. Second, it is important that the validator can be scaled to large programs. For this purpose, we represent the desired program semantics using a scalable abstraction and we use efficient SMT libraries [11] to achieve the expected goals: traceability and formal evidence. Moreover, this approach provides an attractive alternative to develop a certified compiler for a synchronous language. Since in general the validator is much smaller and easier to verify than the compiler it validates.

The remainder of this paper is organized as follows. Section 2 introduces the Signal language. Section 3 presents the abstraction that represents the clock constraints in terms of first-order logic formulas. The definition and properties of SDGs are detailed in Section 4. In Section 5, we consider the definitions of correct transformation on clocks and SDGs which formally prove the conformance between the original specification and its compiled counterpart w.r.t. the clock semantic and the data dependence. It also addresses the appli-

cation of the verification process to the Signal compiler, and its integration into the Polychrony toolset [12] in Section 6. Section 7 presents some related works, concludes our work and outlines future directions.

2 The Signal language

Signal [13,14] is a polychronous data-flow language that allows the specification of multi-clocked systems. Signal handles unbounded series of typed values $(x(t))_{t \in \mathbb{N}}$, called *signals*, denoted as x . Each signal is implicitly indexed by a logical *clock* indicating the set of instants at which the signal is present, noted C_x . At a given instant, a signal may be present where it holds a value, or absent (denoted by $\#$).

2.1 Language features

Syntax In Signal, a process (written P or Q) consists of the synchronous composition (noted $P|Q$) of equations over signals x, y, z , written $x := y f z$ or $x := f(y, z)$. The process P/x restricts the lexical scope of the signal x to the process P . An equation $x := y f z$ defines the output signal x by the result of the application of operator f to its inputs y, z .

$$P, Q ::= x := y f z \mid P|Q \mid P/x.$$

Semantic domains For a set of values (a type) D we define its extended set $D_\# = D \cup \{\#\}$, where $\# \notin D$ is a special symbol used to denote the absence of an occurrence in the signal. $D_\#$ is flat. We denote by $D^\infty = D^* \cup D^\omega$ the set of finite and infinite sequences of “values” in $D_\#$. ϵ denotes the empty sequence. All signal functions $f : D_1^\infty \times \dots \times D_n^\infty \rightarrow D_{n+1}^\infty$ are defined using the following conventions: x, y, z, \dots are signals, v_1, v_2, \dots, v_n are values in D_i (cannot be $\#$), $v_1^\#, \dots, v_n^\#$ are values in $D_{i\#}$, and $x.y$ is the concatenation of two sequences x and y . Signal functions are total, strict and continuous functions over domains [15] (w.r.t prefix order) that satisfy the following general rules:

- $f(\#.x_1, x_2, \dots, \#.x_n) = \#.f(x_1, \dots, x_n)$,
- $f(x_1, x_2, \dots, x_n) = \epsilon$ when for some $i, x_i = \epsilon$.

A function is *synchronous* iff it satisfies:

- $f(v_1^\#.x_1, \dots, v_n^\#.x_n) = \epsilon$ when $v_i^\# = \#$ and $v_j^\# \neq \#$ for some i, j

Stepwise extension ($y := f(x_1, x_2, \dots, x_n)$). Given $n > 0$ and a n -ary total function $f : D_1 \times \dots \times D_n \rightarrow D_{n+1}$, the *stepwise extension* of f denoted F is the synchronous function that satisfies:

- $F(v_1.x_1, v_2.x_2, \dots, v_n.x_n) = f(v_1, v_2, \dots, v_n).F(x_1, x_2, \dots, x_n)$.

Previous value ($y := x \$1$ init a). The $\$$: $D_i \times D_i^\infty \rightarrow D_i^\infty$ is the synchronous (state) function that satisfies

- $\$(v_{-1}, v.x) = v_{-1}.\(v, x) .

Deterministic merge ($y := x$ default z). The default: $D_{i\#}^\infty \times D_{i\#}^\infty \rightarrow D_{i\#}^\infty$ signal function is recursively defined by

- for $v \in D_i$, $\text{default}(v.x, v^\#.z) = v.\text{default}(x, z)$,
- $\text{default}(\#.x, v^\#.z) = v^\#.\text{default}(x, z)$.

Boolean sampling ($y := x$ when b). The when: $D_{i\#}^\infty \times B_\#^\infty \rightarrow D_{i\#}^\infty$ signal function is recursively defined by

- for $b^\# \in B_\#$, $b^\# \neq \text{true}$ when $(v^\#.x, b^\#.b) = \#.\text{when}(x, b)$.
- $\text{when}(v^\#.x, \text{true}.b) = v^\#.\text{when}(x, b)$.

A network of strict, continuous signal functions that satisfies the Kahn conditions is a strict, continuous signal function or Kahn process network [16].

Clock relations In addition, the language allows clock constraints to be defined explicitly by some derived operators that can be replaced by primitive operators above. For instance, to define the clock of a signal (represented as an *event* type signal), $y := \hat{x}$ specifies that y is the clock of x ; it is equivalent to $y := (x = x)$ in the core language. The synchronization $x \hat{=} y$ means that x and y have the same clock, it can be replaced by $\hat{x} = \hat{y}$. The clock extraction from a Boolean signal is denoted by a unary when: when b , that is a shortcut for b when b . The clock union $x \hat{+} y$ defines a clock as the union $C_x \cup C_y$, which can be rewritten as \hat{x} default \hat{y} . In the same way, the clock intersection $x \hat{*} y$ and the clock difference $x \hat{-} y$ define clocks $C_x \cap C_y$ and $C_x \setminus C_y$, which can be rewritten as \hat{x} when \hat{y} and when (not \hat{y}) default \hat{x} , respectively.

Example The following Signal program emits a sequence of values $FB, FB - 1, \dots, 2, 1$, from each value of a positive integer signal FB coming from its environment:

```

process DEC =
(? integer FB;
! integer N)
(| FB= when (ZN ≤ 1)
 | N := FB default (ZN - 1)
 | ZN := N$1 init 1
 |)
where integer ZN init 1
end,

```

Let us comment this program: ? integer FB ; ! integer

N : FB, N are respectively input and output signals of type *integer*; $FB \hat{=} \text{when } (ZN \leq 1)$: FB is accepted (or it is present) only when ZN becomes less than or equal to 1; $N := FB \text{ default } (ZN - 1)$: N is set to FB when its previous value is less than or equal to 1, otherwise it is decremented by 1; $ZN := N\$1 \text{ init } 1$: defines ZN as always carrying the previous value of N (the initial value of ZN is 1); where *integer* $ZN \text{ init } 1$: indicates that ZN is a local signal whose initial value is 1. Note that the clock of the output signal is more frequent than that of the input. This is illustrated in the following possible trace:

t	
FB	6	#	#	#	#	#	3	#	#	2
ZN	1	6	5	4	3	2	1	3	2	1
N	6	5	4	3	2	1	3	2	1	2
C_{FB}	t_0						t_6			t_9
C_{ZN}	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t_9
C_N	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t_9

Program structure The language is modular. In particular, a process can be used as a basic pattern, by means of an interface that describes its parameters and its input and output signals. Moreover, a process can use other subprocesses, or even external parameter processes that are only known by their interfaces. For example, to emit three sequences of values $(FB_i - 1), \dots, 2, 1$ for all three positive integer inputs FB_i , with $i = 1, 2, 3$, one can define the following process (in which, without additional synchronizations, the three subprocesses have unrelated clocks):

```

process 3DEC=
(? integer FB1, FB2, FB3;
! integer N1, N2, N3)
(| N1 := DEC(FB1)
| N1 := DEC(FB2)
| N3 := DEC(FB3)
|)
end.

```

2.2 Clock constraints and dependence

The above basic processes induce implicitly the clock constraints and dependence between the signals. Table 1 shows these clock constraints for the primitive operators. In this table, the sub-clock $[c]$ (resp. $[\neg c]$) is defined as $\{t \in C_c | c(t) = \text{true}\}$ (resp. $\{t \in C_c | c(t) = \text{false}\}$). Notice that a clock can be viewed as a signal with type *event* (which has only one value, true , when it is present), thus the condition C_c means that the signal c is present.

Let x, y be two signals and c an *event* or Boolean signal, if

at any instant t such that $t \in C_x \cap C_y \cap C_c$ and $c(t) = \text{true}$, setting a value to y cannot precede the availability of x , then we say that y depends on x at the condition c . We use $x \xrightarrow{c} y$ to denote the fact that there is a dependence between y and x at the condition c . Table 1 shows the dependence for the core language. In particular, the following dependence applies equally: ① any signal is preceded by its clock; ② for a Boolean signal c , $[c]$ and $[\neg c]$ depend on c ; ③ any dependence $x \xrightarrow{c} y$ implies implicitly a dependence $[c] \xrightarrow{C_c} y$.

Table 1 The clock constraints and dependence

	Dependence	Clock constraint
x	$C_x \xrightarrow{C_x} x$	
c (Boolean signal)	$c \xrightarrow{C_c} [c]$	
	$c \xrightarrow{C_c} [\neg c]$	
$x \xrightarrow{c} y$	$[c] \xrightarrow{C_c} y$	
$y := f(x_1, \dots, x_n)$	$x_1 \xrightarrow{C_y} y$	$C_y = C_{x_1}$
	\dots	\dots
	$x_n \xrightarrow{C_y} y$	$C_y = C_{x_n}$
$y := x\$1 \text{ init } a$	$y \xrightarrow{C_y} x$	$C_y = C_x$
$y := x \text{ when } b$	$x \xrightarrow{C_y} y$	$C_y = C_x \cap [b]$
	$b \xrightarrow{C_y} C_y$	
$y := x \text{ default } z$	$x \xrightarrow{C_x} y$	$C_y = C_x \cup C_z$
	$z \xrightarrow{C_z \setminus C_x} y$	

As an example, for the basic process corresponding to the primitive operator *Boolean sampling*, the clock constraints and dependence between signals are given by:

- The clock of y is the intersection of the clock of x and the sub-clock $[b]$;
- The signal y depends on the signal x whenever y is present;
- The clock C_y depends on the Boolean signal b whenever y is present.

2.3 Compilation of Signal programs

The Signal compiler [17] consists of a sequence of code transformations. Some transformations are optimizations that rewrite the code to eliminate inefficient expressions. The compilation process may be seen as a sequence of morphisms rewriting Signal programs to Signal programs. The final steps (C or Java code generation) are simple morphisms over the ultimately transformed program. For convenience, the transformations of the compiler are divided into three phases as depicted in Fig.1. The optimized final program $*_SEQ_TRA$




Fig. 1 The compilation of Signal compiler

is translated directly to executable code. Signal programs which are produced in the first two phases (*clock calculation*, *Boolean abstraction* and *static scheduling*) have the following features:

- The transformed programs are also written in Signal language;
- The clocks of all signals have been calculated and the overall set of clocks is organized as a *clock hierarchy* which is a set of clock trees [17]. When there is a single clock tree, the process has a fastest rated clock and it is said *endochronous*. When there are several clock trees, the process may be *endochronized* with an explicit parameterization, adding a fastest clock, *Tick*;
- In the successive transformations of the compiler, clocks are first represented as *event* signals related through clock specific Signal operators (this is reflected in the **_BASIC_TRA* intermediate form); then clocks are transformed into Boolean signals defined with Boolean operators (this is reflected in the **_BOOL_TRA* intermediate form);
- The scheduling information is represented in the **_SEQ_TRA* intermediate form;
- The arithmetic expressions are left intact.

As an example, the body of the intermediate form *DEC_BASIC_TRA* obtained by compiling the above *DEC* process is as follows:

```

(| CLK := CLK_N^ - CLK_FB |)
(| CLK_N := CLK_N^ + CLK_FB
 | CLK_N^ = N^ = ZN
 | (| N := (FB when CLK_FB)
      default ((ZN-1) when CLK)
 | ZN := N$1 init 1
 |)
 | (| CLK_FB := when (ZN ≤ 1)
 | CLK_FB^ = FB
 | CLK_12 := when (not (ZN ≤ 1))
 |)
 |)

```

3 Clock models

In this section, we describe the timing semantics of a program in terms of a first-order logic formula. Let us consider the semantics of the sampling operator $y := x \text{ when } b$. At any instant, the signal y holds the value of x if the following conditions are satisfied: x holds a value, and b is present and holds the value `true`; otherwise, it holds no value. Thus, to represent the underlying control conditions, we need to model the statuses *present* with value `true` or `false` and *absent* for the signal b , and the statuses *present* and *absent* for the signal x . This section explores a method to construct the control model of a program as an abstraction of the clock semantics, called *clock model*, which is the computational model of our translation validation approach.

3.1 Illustrative example

In Signal, clocks play a much more important role than in other synchronous languages, they are used to express the underlying control (i.e., the synchronization between signals) for any conditional definition. This differs from Lustre, where all clocks are built by sampling the fastest clock. For instance, we consider again the basic process corresponding to the primitive operator *Boolean sampling*, where x and y are numerical signals, and b is a Boolean signal: $y := x \text{ when } b$. To express the control, we need to represent the status of the signals x , y and b at a given instant. In this example, we use a Boolean variable \hat{x} to capture the status of x : ($\hat{x} = \text{true}$) means x is present, and ($\hat{x} = \text{false}$) means x is absent. In the same way, the Boolean variable \hat{y} captures the status of y . For the Boolean signal b , two Boolean variables \hat{b} and \bar{b} are used to represent its status: ($\hat{b} = \text{true} \wedge \bar{b} = \text{true}$) means b is present and holds a value `true`; ($\hat{b} = \text{true} \wedge \bar{b} = \text{false}$) means b is present and holds a value `false`; and ($\hat{b} = \text{false}$) means b is absent.

Hence, at a given instant, the implicit control relations of the basic process above can be encoded by the following formula:

$$\hat{y} \Leftrightarrow (\hat{x} \wedge \hat{b} \wedge \bar{b}).$$

3.2 Abstraction

Let $X = \{x_1, x_2, \dots, x_n\}$ be the set of all signals in program P . With each signal x_i , we attach a Boolean variable \widehat{x}_i to encode its clock and a variable \overline{x}_i of same type as x_i to encode its value. Formally, the abstract values which represent the clock semantics of the program can be computed using the following functions:

- $\widehat{\cdot} : X \longrightarrow B$ associates a signal with a Boolean value;
- $\overline{\cdot} : X \longrightarrow D$ associates a signal with a value of same type as the signal.

The composition of Signal processes corresponds to logical conjunctions. Thus clock model of P will be a conjunction $\Phi(P) = \bigwedge_{i=1}^n \phi(eq_i)$ whose atoms are $\widehat{x}_i, \overline{x}_i$, where $\phi(eq_i)$ is the abstraction of statement eq_i (statement using the Signal primitive operators), and n is the number of statements in the program. In the following, we present the abstraction corresponding to each Signal operator.

3.2.1 Stepwise extensions

The functions which apply on signal values in the primitive *stepwise extensions* are usual logic operators (*not*, *and*, *or*), numerical comparison functions ($<$, $>$, $=$, \leq , \geq , $/=$), and numerical operators ($+$, $-$, \times , $/$). In our experience working with the Signal compiler, it performs very few arithmetical optimizations and leaves most of the arithmetical expressions intact. Every variable is determinable by the inputs, memorizable values, otherwise program can not be compiled. This suggests that most of the implications will hold independently of the features of the numerical comparison functions and numerical operators and we can replace the operations by *uninterpreted functions*. By following the encoding procedure of [18], for every numerical comparison functions and numerical operator (denoted by \square) occurring in an equation, we perform the following rewriting:

- Replace each $x \square y$ by a new variable v_{\square}^i of a type equal to that of the value returned by \square . Two stepwise functions $x \square y$ and $x' \square y'$ are replaced by the same variable v_{\square}^i iff x, y are identical to x' and y' , respectively.
- For every pair of newly added variables v_{\square}^i and v_{\square}^j , $i \neq j$, corresponding to the non-identical occurrences $x \square y$ and $x' \square y'$, add the implication $(\overline{x} = \overline{x'} \wedge \overline{y} = \overline{y'}) \Rightarrow \overline{v_{\square}^i} = \overline{v_{\square}^j}$ into the abstraction $\Phi(P)$.

The abstraction $\phi(y := f(x_1, \dots, x_n))$ of stepwise functions is defined by induction as follows:

- $\phi(\text{true}) = \text{true}$ and $\phi(\text{false}) = \text{false}$;
- $\phi(y := x) = (\widehat{y} \Leftrightarrow \widehat{x}) \wedge (\widehat{y} \Rightarrow (\overline{y} \Leftrightarrow \overline{x}))$ if x and y are Boolean. $\phi(y := x) = (\widehat{y} \Leftrightarrow \widehat{x}) \wedge (\widehat{y} \Rightarrow (\overline{y} \Leftrightarrow \overline{x})) \wedge (\widehat{x} \Rightarrow \overline{x})$ if x is an *event* signal;
- $\phi(y := x_1 \text{ and } x_2) = (\widehat{y} \Leftrightarrow \widehat{x}_1 \Leftrightarrow \widehat{x}_2) \wedge (\widehat{y} \Rightarrow (\overline{y} \Leftrightarrow \overline{x}_1 \wedge \overline{x}_2))$;
- $\phi(y := x_1 \text{ or } x_2) = (\widehat{y} \Leftrightarrow \widehat{x}_1 \Leftrightarrow \widehat{x}_2) \wedge (\widehat{y} \Rightarrow (\overline{y} \Leftrightarrow \overline{x}_1 \vee \overline{x}_2))$;
- $\phi(y := x_1 \square x_2) = (\widehat{y} \Leftrightarrow v_{\square}^i \Leftrightarrow \widehat{x}_1 \Leftrightarrow \widehat{x}_2) \wedge (\widehat{y} \Rightarrow (\overline{y} = \overline{v_{\square}^i}))$.

3.2.2 Previous value

Considering the *previous value* operator, $y := x \$ 1 \text{ init } a$, its encoding $\phi(y := x \$ 1 \text{ init } a)$ contributes to $\Phi(P)$ with the following conjunct:

- if x, y and a are Boolean:
 - $(\widehat{y} \Leftrightarrow \widehat{x})$
 - $\wedge (\widehat{y} \Rightarrow ((\overline{y} \Leftrightarrow m.x) \wedge (m.x' \Leftrightarrow \overline{x})))$
 - $\wedge (m.x_0 \Leftrightarrow a)$;
- if x, y and a are non-Boolean:
 - $(\widehat{y} \Leftrightarrow \widehat{x})$.

This encoding requires that at any instant, signals x and y have the same status (present or absent). If the signals are Boolean, it encodes the value of the output signal as well. Here, we introduce a memorization variable $m.x$ that stores the last value of x . The next value of $m.x$ is $m.x'$ and it is initialized to a in $m.x_0$.

3.2.3 Deterministic merge

The encoding of the *deterministic merge* operator, $y := x \text{ default } z$, contributes to $\Phi(P)$ with the following conjunct:

- if x, y and z are Boolean:
 - $(\widehat{y} \Leftrightarrow (\widehat{x} \vee \widehat{z}))$
 - $\wedge \widehat{y} \Rightarrow ((\widehat{x} \wedge (\overline{y} \Leftrightarrow \overline{x})) \vee (\neg \widehat{x} \wedge (\overline{y} \Leftrightarrow \overline{z})))$;
- if x, y and z are non-Boolean:
 - $\widehat{y} \Leftrightarrow (\widehat{x} \vee \widehat{z})$.

3.2.4 Boolean sampling

The encoding of the *Boolean sampling* operator, $y := x$ when b , contributes to $\Phi(P)$ with the following conjunct:

- if x and y are Boolean:
 - $(\widehat{y} \Leftrightarrow (\widehat{x} \wedge \widehat{b} \wedge \overline{b}))$

$$\wedge (\hat{y} \Rightarrow (\bar{y} \Leftrightarrow \bar{x}));$$

- if x and y are non-Boolean:
 $\hat{y} \Leftrightarrow (\hat{x} \wedge \hat{b} \wedge \bar{b})$.

3.2.5 Composition

Consider the composition of two processes P_1 and P_2 . Its abstraction $\phi(P_1|P_2)$ is defined as follows:

- $\phi(P_1) \wedge \phi(P_2)$.

3.2.6 Clock relations

Given the above rules, we can obtain the following abstraction for derived operators on clocks. Here, z is a signal of type *event*:

- $\phi(z := \hat{x}) = (\hat{z} \Leftrightarrow \hat{x}) \wedge (\hat{z} \Rightarrow \bar{z})$;
- $\phi(x \hat{=} y) = \hat{x} \Leftrightarrow \hat{y}$;
- $\phi(z := x \hat{+} y) = (\hat{z} \Leftrightarrow (\hat{x} \vee \hat{y})) \wedge (\hat{z} \Rightarrow \bar{z})$;
- $\phi(z := x \hat{*} y) = (\hat{z} \Leftrightarrow (\hat{x} \wedge \hat{y})) \wedge (\hat{z} \Rightarrow \bar{z})$;
- $\phi(z := x \hat{-} y) = (\hat{z} \Leftrightarrow (\hat{x} \wedge \neg \hat{y})) \wedge (\hat{z} \Rightarrow \bar{z})$;
- $\phi(z := \text{when } b) = (\hat{z} \Leftrightarrow (\hat{b} \wedge \bar{b})) \wedge (\hat{z} \Rightarrow \bar{z})$.

3.2.7 Nested processes

Assume that a process P has a sub-process P_1 , the abstraction $\Phi(P)$ is given by:

- $\phi(P) \wedge \phi(P_1)$;
- For every equation in process P that involves an invocation of a sub-process such as $(y_1, \dots, y_n) := P_1(x_1, \dots, x_m)$, the following conjuncts are added, where i_h, o_k are the inputs and outputs of P_1 :
 $\bigwedge_{k=1}^n (\bar{y}_k \Leftrightarrow \bar{o}_k \wedge \bar{y}_k \Leftrightarrow \bar{o}_k) \wedge \bigwedge_{h=1}^m (\hat{x}_h \Leftrightarrow \hat{i}_h \wedge \bar{x}_h \Leftrightarrow \bar{i}_h)$.

Applying the abstraction rules above, the clock semantics of the Signal program DEC is represented by the following first-order logic formula $\Phi(\text{DEC})$, where $ZN \leq 1$ is replaced by v_{\leq}^1 and $ZN - 1$ is replaced by v_{\leq}^1 .

$$\begin{aligned} & (\widehat{FB} \Leftrightarrow \widehat{v}_{\leq}^1 \wedge \widehat{v}_{\leq}^1) \\ & \wedge (\widehat{v}_{\leq}^1 \Leftrightarrow \widehat{ZN}) \\ & \wedge (\widehat{ZN} \Leftrightarrow \widehat{N}) \\ & \wedge (\widehat{N} \Leftrightarrow \widehat{FB} \vee \widehat{v}_{\leq}^1) \\ & \wedge (\widehat{v}_{\leq}^1 \Leftrightarrow \widehat{ZN}) \end{aligned}$$

3.3 Concrete clock semantics

Let $X_B \subseteq X$ be the set of all Boolean or *event* signals. We

rely on the basic elements of *trace semantics* [19] to define the *clock semantics* of a synchronous program.

Definition 1 (Clock events) Given a non-empty set X , the set of clock events on X , denoted by \mathcal{E}_{CX} , is the set of all possible interpretations I for X and \bar{I} for X_B . The interpretations I, \bar{I} are respectively mappings from X^n to B^n and from X_B^m to B^m , where $I(x) = \text{true}$ if x holds a value while $I(x) = \text{false}$ if it holds no value; and $\bar{I}(x) = \text{true}$ if x holds the value true, $\bar{I}(x) = \text{false}$, otherwise.

For example, consider a program whose variables are $X = \{x, b\}$ where b is Boolean variable, the set of clock events is $\mathcal{E}_{CX} = \{(x \mapsto_I \text{false}, b \mapsto_I \text{false}, b \mapsto_{\bar{I}} \text{false}), (x \mapsto_I \text{false}, b \mapsto_I \text{true}, b \mapsto_{\bar{I}} \text{false}), (x \mapsto_I \text{true}, b \mapsto_I \text{false}, b \mapsto_{\bar{I}} \text{false}), (x \mapsto_I \text{true}, b \mapsto_I \text{true}, b \mapsto_{\bar{I}} \text{false}), (x \mapsto_I \text{false}, b \mapsto_I \text{false}, b \mapsto_{\bar{I}} \text{true}), (x \mapsto_I \text{false}, b \mapsto_I \text{true}, b \mapsto_{\bar{I}} \text{true}), (x \mapsto_I \text{true}, b \mapsto_I \text{false}, b \mapsto_{\bar{I}} \text{true}), (x \mapsto_I \text{true}, b \mapsto_I \text{true}, b \mapsto_{\bar{I}} \text{true})\}$. Then at a given instant, the signals clock information is one of these clock events. By convention, the set of clock events of the empty set is defined as the empty set $\mathcal{E}_{C\emptyset} = \emptyset$.

Definition 2 (Clock traces) Given a non-empty set X , the set of clock traces on X , denoted by \mathcal{T}_{CX} , is defined by the set of functions T_c defined from the set N of natural numbers to \mathcal{E}_{CX} , denoted by $T_c : N \rightarrow \mathcal{E}_{CX}$.

The natural numbers represent the instants $t = 0, 1, 2, \dots$. A trace T_c is a chain of clock events. We denote the interpreted value (`true` or `false`) of a variable x_i at instant t by $T_c(t)(x_i)$, and $\overline{T_c(t)(x_i)}$ if $x_i \in X_B$. Considering the above example, we have $T_c : (0, (x \mapsto_I \text{false}, b \mapsto_I \text{false}, b \mapsto_{\bar{I}} \text{false})), (1, (x \mapsto_I \text{false}, b \mapsto_I \text{true}, b \mapsto_{\bar{I}} \text{false})), \dots$ as one of the possible clock traces on X , and $T_c(0)(x) = T_c(0)(b) = \overline{T_c(0)(b)} = \text{false}$.

Definition 3 (Clock trace restriction) Given a non-empty set X , a subset $X_1 \subseteq X$, and a clock trace T_c being defined on X , the restriction of T_c onto X_1 is denoted by $X_1.T_c$. It is defined as $X_1.T_c : N \rightarrow \mathcal{E}_{CX_1}$ such that $\forall t \in N, \forall x \in X_1, X_1.T_c(t)(x) = T_c(t)(x)$ and $\overline{X_1.T_c(t)(x)} = \overline{T_c(t)(x)}$ if $x \in X_B$.

We write $[[P]]_c$ to denote the clock semantics of program P which is defined as a set of possible clock traces.

Let $\hat{X} = \{\hat{x}_1, \dots, \hat{x}_n, \bar{x}_1, \dots, \bar{x}_n\} \cup \widehat{V} \cup \overline{V}$ be a finite set of variables that are used to construct the abstraction, where V is a set of newly added variables in *uninterpreted functions* replacement. Considering an interpretation \hat{I} over \hat{X} , it is called a *clock configuration* iff it is a *model* of the first-order logic formula $\Phi(P)$. For example, $(\widehat{FB} \mapsto \text{false}, \widehat{N} \mapsto$

true, $\widehat{ZN} \mapsto \text{true}$) is a clock configuration of $\Phi(\text{DEC})$, but $(\widehat{FB} \mapsto \text{false}, \widehat{N} \mapsto \text{true}, \widehat{ZN} \mapsto \text{false})$ is not one (we omit to write the interpretation for other variables).

Given a clock configuration \hat{I} , the set of clock events according to \hat{I} and the set of all clock events of $\Phi(P)$ are computed as follows:

$$S_{\text{sat}}(\hat{I}) = \{I \in \mathcal{E}C_X \mid \forall i, I(x_i) = \hat{I}(\widehat{x}_i) \quad (1)$$

$$\text{and } \bar{I}(x_i) = \hat{I}(\widehat{x}_i) \text{ if } x_i \in X_{\mathbb{B}}\}$$

$$S_{\text{sat}}(\Phi(P)) = \bigcup_{\hat{I} \models \Phi(P)} S_{\text{sat}}(\hat{I}). \quad (2)$$

With a set of clock events $S_{\text{sat}}(\Phi(P))$, the *concrete clock semantics* of $\Phi(P)$ is defined by the following set of clock traces:

$$\Gamma(\Phi(P)) = \{T_c \in \mathcal{T}C_X \mid \forall t, T_c(t) \in S_{\text{sat}}(\Phi(P))\}. \quad (3)$$

3.4 Soundness of the abstraction

Tables 2 and 3 show the clock semantics of the primitive operators with non-Boolean and Boolean signals, respectively. For instance, the clock semantics of the basic process corresponding to *Boolean sampling* is the following set of clock traces:

$$\begin{aligned} T_c = \{ & (0, (c_{x_0}, c_{b_0}, b_0, c_{y_0})), \dots, (i, (c_{x_i}, c_{b_i}, b_i, c_{y_i})), \dots \} \text{ s.t} \\ & \forall i, (c_{x_i}, c_{b_i}, b_i, c_{y_i}) \in \{(\text{false}, \text{false}, \text{false}, \text{false}), \\ & (\text{true}, \text{false}, \text{false}, \text{false}), (\text{false}, \text{true}, \text{false}, \text{false}), \\ & (\text{false}, \text{true}, \text{true}, \text{false}), (\text{true}, \text{true}, \text{false}, \text{false}), \\ & (\text{true}, \text{true}, \text{true}, \text{true})\} \end{aligned}$$

Definition 4 Given the abstraction $\Phi(P)$, a property φ defined over the set of clocks \hat{X} is satisfied by $\Phi(P)$ if for any interpretation \hat{I} , $\hat{I} \models \Phi(P)$ whenever $\hat{I} \models \varphi$, denoted by $\Phi(P) \models \varphi$.

To show the soundness of our abstraction, we consider a similar reasoning as in [20]. Our abstraction above is sound in terms of preservation of the clock semantics of the abstracted program P : if the clock semantics of the abstraction satisfies a property defined over the clocks, then the abstracted program also satisfies this property as stated by the following proposition. For any property φ which is defined over the set \hat{X} , its concretization $\Gamma(\varphi)$ is given by:

$$S_{\text{sat}}(\varphi) = \bigcup_{\hat{I} \models \varphi} S_{\text{sat}}(\hat{I}), \quad (4)$$

$$\Gamma(\varphi) = \{T_c \in \mathcal{T}C_X \mid \forall t, T_c(t) \in S_{\text{sat}}(\varphi)\}. \quad (5)$$

Proposition 1 Let P , $\Phi(P)$ be a program and its abstraction, respectively, and φ is a property defined over the clocks. If $\Phi(P) \models \varphi$ then $[[P]]_c \subseteq \Gamma(\varphi)$.

Table 2 Clock semantics of the basic processes

Process P	Clock semantics $[[P]]_c$
$y := f(x_1, x_2, \dots, x_n)$	$\{T_c \in \mathcal{T}C_{\{y, x_1, x_2, \dots, x_n\}} \mid \forall t \in \mathbb{N},$ $(\forall i, T_c(t)(x_i) = T_c(t)(y))\}$
$y := x \$1 \text{ init } a$	$\{T_c \in \mathcal{T}C_{\{x, y\}} \mid \forall t \in \mathbb{N},$ $(T_c(t)(x) = T_c(t)(y))\}$ $\{T_c \in \mathcal{T}C_{\{x, y, b\}} \mid \forall t \in \mathbb{N},$ $(T_c(t)(x) = T_c(t)(b) = \text{true}$ $\text{and } \overline{T_c(t)(b)} = \text{true}$ $\text{and } T_c(t)(y) = \text{true}) \text{ or}$ $(T_c(t)(x) = T_c(t)(b) = \text{true}$ $\text{and } \overline{T_c(t)(b)} = \text{false}$ $\text{and } T_c(t)(y) = \text{false}) \text{ or}$ $(T_c(t)(x) = T_c(t)(y) = \text{false}) \text{ or}$ $(T_c(t)(b) = T_c(t)(y) = \text{false})\}$
$y := x \text{ when } b$	$\{T_c \in \mathcal{T}C_{\{x, y, z\}} \mid \forall t \in \mathbb{N},$ $(T_c(t)(x) = T_c(t)(y) = \text{true}) \text{ or}$ $(T_c(t)(x) = \text{false and}$ $T_c(t)(z) = T_c(t)(y))\}$ $\{T_c \in \mathcal{T}C_{X_1 \cup X_2} \mid$ $X_1.T_c \in [[P_1]]_c \text{ and } X_2.T_c \in [[P_2]]_c\}$ where $[[P_1]]_c \subseteq \mathcal{T}C_{X_1}, [[P_2]]_c \subseteq \mathcal{T}C_{X_2}$
$y := x \text{ default } z$	
$P_1 \mid P_2$	

Lemma 1 For all programs P , $[[P]]_c \subseteq \Gamma(\Phi(P))$.

Proof (Proposition 1) The proof of Proposition 1 is done by using Lemma 1. Given a clock trace $T_c \in [[P]]_c$, applying Lemma 1, $T_c \in \Gamma(\Phi(P))$ means that $\forall t, T_c(t) \in S_{\text{sat}}(\Phi(P))$. Since $\Phi(P) \models \varphi$, then every interpretation \hat{I} satisfying $\Phi(P)$ also satisfies φ . Thus, any clock event $I \in S_{\text{sat}}(\Phi(P))$ is also in $S_{\text{sat}}(\varphi)$, meaning that $\forall t, T_c(t) \in S_{\text{sat}}(\varphi)$. Therefore, we have $T_c \in \Gamma(\varphi)$.

Proof (Lemma 1) We prove it by induction on the structure of program P , meaning that for every primitive operator of the language we show that its clock semantics is a subset of the corresponding concretization.

- **Stepwise extensions:** $P : y := f(x_1, x_2, \dots, x_n)$. First, consider y as numerical signal; following the encoding scheme, we have $\Phi(P) = (\hat{y} \Leftrightarrow \widehat{v}_f^i \Leftrightarrow \widehat{x}_1 \Leftrightarrow \widehat{x}_2 \Leftrightarrow \dots \Leftrightarrow \widehat{x}_n)$. For any interpretation \hat{I} such that $\hat{I} \models \Phi(P)$, we have:

- either $\forall i, \hat{y} = 0$ and $\widehat{x}_i = 0$;
- or $\forall i, \hat{y} = 1$ and $\widehat{x}_i = 1$.

$S_{\text{sat}}(\Phi(P))$ is the set of all interpretations of the form above. Let $T_c \in [[P]]_c$ be a clock trace and $t \in \mathbb{N}$ be any instant, then either $\forall i, T_c(t)(y) = T_c(t)(x_i) = 0$ or $T_c(t)(y) = T_c(t)(x_i) = 1$, thus $T_c \in \Gamma(\Phi(P))$. When y is a boolean signal, the proof is similar.

- **Previous value, Boolean sampling, and deterministic**

merging operators: we prove in the same manner.

- **Composition:** $P = P1|P2$. Let $T_c \in [[P]]_c$ be a clock trace, since $X_1.T_c \in [[P_1]]_c, X_2.T_c \in [[P_2]]_c, [[P_1]] \subseteq \Gamma(\Phi(P_1))$ and $[[P_2]] \subseteq \Gamma(\Phi(P_2))$, we have $\forall t, T_c(t) \in S_{\text{sat}}(\Phi(P_1))$ and $T_c(t) \in S_{\text{sat}}(\Phi(P_2))$. That means $\forall t, T_c(t) \in S_{\text{sat}}(\Phi(P_1) \wedge \Phi(P_2))$, or $T_c \in \Gamma(\Phi(P))$. \square

4 Synchronous dependence graphs

The SDG represents a synchronous program as a labelled directed graph in which each node is a signal or a clock and each edge from a node to another node represents the dependence between nodes. Each edge is labeled by a clock constraint.

Thus, a dependence between two signals is conditioned: it means that the dependence is effective whenever the condition holds. For instance, $y := x$ when b specifies that at any instant at which x is present, b is present and \bar{b} holds the value `true`, then y cannot be set before x . We can use a Boolean condition $\hat{x} \wedge \hat{b} \wedge \bar{b}$ to encode the fact that x is present, b is present and b holds the value `true`, where $\hat{x}, \hat{b}, \bar{b}$ are Boolean variables. Thus, the value of y depends on the current value of x whenever the condition $\hat{x} \wedge \hat{b} \wedge \bar{b}$ is satisfied.

In presenting the construction of a SDG below, first, we show that a usual *data dependence graph* (DDG) is not sufficient to represent the dependences in a polychronous program. Then clock constraints are represented as first-order logic formulas as in Section 4.

4.1 Data dependence graphs

As in [21], a DDG is a directed graph which contains nodes that represent locations of *definitions* and *uses* of variables in *basic blocks*, and edges that represent data dependences between nodes. Considering the pseudo-code of a program called `Sum`, Fig.2 partially shows its DDG (the figure shows only the data dependences that are related to variable i). Data dependence edges are depicted by dotted lines which are added to the *control flow graph* (CFG), and labelled by the name of the variable that creates the dependence. Node numbers in the CFG correspond to statement numbers in the program (we treat each statement as a basic block). Each node that represents a transfer of control (e.g., Node 4) has two edges with labels T (true) and F (false), all others are unlabeled.

4.2 Signal program as SDG

Such data dependence graphs would not really represent the

```

Program sum
1. read(n);
2. i = 1;
3. sum = 0;
4. while (i <= n)
5.     sum = sum + i;
6.     i = i + 1;
7. end while
end Sum
    
```




Fig. 2 CFG for Sum, with data dependence edges for i (dotted lines)

data dependences of a Signal program. Indeed, the dependences between signals in the program are not static. Since the presence of signals may vary along time (which is expressed by their clock), dependences also vary. To deal with that, the dependences are conditioned, and the conditions are represented by the clocks at which the dependences are effective.

To illustrate the definition of SDGs, we consider a process which involves the basic process corresponding to the *deterministic merge* operator:

```

(|
1. | x := expression
2. | z := expression
3. | ...
4. | y := x default z
|)
    
```

Here, the numbers are added only for documenting, and the statement Number 3 denotes a segment of program. The statements 1, 2 and 4 represent the expressions defining the signal x, z and y , respectively. Roughly speaking, the signal x is defined at statement 1 and is fetched at Statement 4. Considering the basic process $y := x \text{ default } z$ (and the clock constraints between signals), the “valid” states are: x is present and y is present; or x is absent, z is present, and y is present; or x, y and z are absent. They can be represented by $\hat{y} \Leftrightarrow (\hat{x} \vee \hat{z})$ in our Boolean abstraction. According to the valid states of the signals, the different data dependences between signals in the basic process $y := x \text{ default } z$ are depicted in Fig. 3, left, where the labels represent the conditions at which the dependences are effective. For instance, when $\hat{x} = \text{true}$, y is defined by x ; otherwise it is defined by z when $\hat{x} = \text{false}$ and $\hat{z} = \text{true}$. We can see that the graph in this figure has the following property: an edge cannot exist if one of its extremity nodes is not present (or the corresponding signal holds no

value). In our example, this property can be translated in the Boolean abstraction of clock semantics as: $\hat{x} \Rightarrow \hat{y} \wedge \hat{x}$ and $\neg \hat{x} \wedge \hat{z} \Rightarrow \hat{y} \wedge \hat{z}$.

A SDG for a given program is a labelled directed graph in which each node is a signal or clock variable and each edge represents the dependence between nodes. Each edge is labelled by a first-order logic formula over Boolean variables which represents the clock at which the dependence between the extremity nodes is effective. Formally, a SDG is defined as follows:

Definition 5 (SDG) A SDG associated with a process P is a tuple $G = \langle N, E, I, O, C, m_N, m_E \rangle$ where:

- N is a finite set of nodes, each of which represents the equation defining a signal or a clock;
- $E \subseteq N \times N$ is the set of dependences between nodes;
- $I \subseteq N$ is the set of input nodes;
- $O \subseteq N$ is the set of output nodes;
- C is the set of Boolean formulas over a set of clocks in the Boolean abstraction;
- $m_N : N \rightarrow C$ is a mapping labelling each node with a clock; it defines the existence condition of a node;
- $m_E : E \rightarrow C$ is a mapping labeling each edge with a clock constraint; it defines the existence condition of an edge.

In contrast with DDG, the clock labelling in SDG provides a dynamic dependence feature. This clock labelling imposes two properties which are implicit for a SDG:

- *An edge exists if its two extremity nodes exist.* This property can be translated in our Boolean abstraction as:

$$\forall (x, y) \in E, m_E(x, y) \Leftarrow (m_N(x) \wedge m_N(y)).$$

- *A cycle of dependences stands for a deadlock.* It can be expressed as:

A SDG G is deadlock-free iff

$$\forall x_1, \dots, x_n, x_1 \in G,$$

$$m_E(x_1, x_2) \wedge m_E(x_2, x_3) \wedge \dots \wedge m_E(x_n, x_1) \text{ is false.}$$

We denote the fact that there exists a dependence between two nodes (signals or clocks) x and y at a clock constraint $m_E(x, y) = \hat{c}$ by $x \xrightarrow{\hat{c}} y$. A *dependence path* from x to y is any set of nodes $s = \{x_0, x_1, \dots, x_k\}$ such that (an edge is a special case when $k = 1$):

$$x = x_0 \xrightarrow{\hat{c}_0} x_1 \xrightarrow{\hat{c}_1} \dots \xrightarrow{\hat{c}_{k-1}} x_k = y.$$


In Table 4, we construct the dependences between signals for the core language, where the subclocks $[c]$ and $[\neg c]$ are encoded as $\hat{c} \wedge \bar{c}$ and $\hat{c} \wedge \neg \bar{c}$, respectively, in our abstraction. The edges are labelled by clocks which are represented by a Boolean formula in our abstraction. All the dependences in this table impose the implicit properties for a SDG, for instance, the basic process of the primitive operator *Boolean sampling* satisfies that $\hat{y} \Rightarrow \hat{x} \wedge \hat{y}$ and $\hat{y} \Rightarrow \hat{b} \wedge \hat{y}$. We also assume that all considered programs are written with the primitive operators, meaning that derived operators are replaced by their definition with primitive ones, and there are no nested operators (these nested operators can be broken by using fresh signals). Following the above construction rules, we can obtain the SDG in Fig. 3, right, for the simple program `DEC` (we omit the part of graph that represents the dependences between ZN_2, ZN_1 and ZN).

Table 3 Clock semantics of the basic processes with Boolean signals

Process P	Clock semantics $[[P]]_c$
$y := f(x_1, \dots, x_n)$	$\{T_c \in \mathcal{T}C_{\{y, x_1, \dots, x_n\}} \mid \forall t \in N,$ $(\forall i, T_c(t)(x_i) = T_c(t)(y)) = \text{false or}$ $(\forall i, T_c(t)(x_i) = T_c(t)(y) = \text{true and}$ $\overline{T_c(t)(y)} = f(\overline{T_c(t)(x_1)}, \dots, \overline{T_c(t)(x_n)})\}$
$y := x\$1 \text{ init } a$	$\{T_c \in \mathcal{T}C_{\{x, y\}} \mid \forall t \in N,$ $(T_c(t)(x) = T_c(t)(y)) \text{ or}$ $(T_c(t)(x) = T_c(t)(y) = \text{true and}$ $\overline{T_c(t_0)(y)} = a \text{ and}$ $\forall t \geq t_0, \overline{T_c(t)(y)} = \overline{T_c(t_0)(x)}\}$ with $t_0 = \inf\{t' \mid T_c(t')(x) = \text{true}\},$ $t_0 = \sup\{t' \mid t' < t \wedge T_c(t')(x) = \text{true}\}$
$y := x \text{ when } b$	$\{T_c \in \mathcal{T}C_{\{x, y, b\}} \mid \forall t \in N,$ $(T_c(t)(x) = T_c(t)(b) = \text{true}$ and $\overline{T_c(t)(b)} = \text{true}$ and $T_c(t)(y) = \text{true and}$ $\overline{T_c(t)(y)} = \overline{T_c(t)(x)} \text{ or}$ $(T_c(t)(x) = T_c(t)(b) = \text{true}$ and $\overline{T_c(t)(b)} = \text{false}$ and $T_c(t)(y) = \text{false) or}$ $(T_c(t)(x) = T_c(t)(y) = \text{false) or}$ $(T_c(t)(b) = T_c(t)(y) = \text{false})\}$
$y := x \text{ default } z$	$\{T_c \in \mathcal{T}C_{\{x, y, z\}} \mid \forall t \in N,$ $(T_c(t)(x) = T_c(t)(y) = \text{true and}$ $\overline{T_c(t)(y)} = \overline{T_c(t)(x)} \text{ or}$ $(T_c(t)(x) = \text{false and } T_c(t)(y) = T_c(t)(z)$ and $\overline{T_c(t)(y)} = \overline{T_c(t)(z)}\}$
$P_1 \mid P_2$	$\{T_c \in \mathcal{T}C_{X_1 \cup X_2} \mid$ $X_1.T_c \in [[P_1]]_c \text{ and } X_2.T_c \in [[P_2]]_c\}$ where $[[P_1]]_c \subseteq \mathcal{T}C_{X_1}, [[P_2]]_c \subseteq \mathcal{T}C_{X_2}$

Table 4 The dependences of the core language

	$C_x \xrightarrow{\hat{x}} x$
x	$m_N(C_x) = \hat{x}, m_N(x) = \hat{x}$
	$c \xrightarrow{\hat{c}} [c]$
c (Boolean signal)	$m_N(c) = \hat{c}, m_N([c]) = \hat{c}$
	$c \xrightarrow{\hat{c}} [\neg c]$
	$m_N(c) = \hat{c}, m_N([\neg c]) = \hat{c}$
	$[c] \xrightarrow{\hat{c}} y$
$x \xrightarrow{c} y$	$m_N([c]) = \hat{c}, m_N(y) = \hat{y}$
	$x_1 \xrightarrow{\hat{y}} y$
	\dots
$y := f(x_1, x_2, \dots, x_n)$	$x_n \xrightarrow{\hat{y}} y$
	$m_N(x_i) = \hat{x}_i, m_N(y) = \hat{y}, i = 1, 2, \dots, n$
	$y \xrightarrow{\hat{y}} x$
$y := x\$1 \text{ init } a$	$m_N(y) = \hat{y}, m_N(x) = \hat{x}$
	$x \xrightarrow{\hat{y}} y$
	$m_N(x) = \hat{x}, m_N(y) = \hat{y}$
	$b \xrightarrow{\hat{y}} C_y$
$y := x \text{ when } b$	$m_N(b) = \hat{b}, m_N(C_y) = \hat{y}$
	$x \xrightarrow{\hat{x}} y$
	$m_N(x) = \hat{x}, m_N(y) = \hat{y}$
$y := x \text{ default } z$	$z \xrightarrow{\hat{z} \wedge \neg \hat{x}} y$
	$m_N(z) = \hat{z}, m_N(y) = \hat{y}$


Fig. 3 The SDG example and SDG of DEC

5 Translation validation for synchronous program transformations

We adopt the translation validation approach [6,7] to formally verify that the clock semantic and the dependence between variables in the program are preserved for every transformation of the compiler. To do that our verification framework uses clock models to represent the clock semantic of original program and its transformed counterpart. We then introduce a *refinement* relation which expresses the preservations of clock semantic, as relation on clock models. Let $\Phi(P_1)$ and

$\Phi(P_2)$ be two clock models, we write $\Phi(P_2) \sqsubseteq_{clk} \Phi(P_1)$ to denote $\Phi(P_2)$ is a refinement of $\Phi(P_1)$ w.r.t. the clock semantics. This relation could be interpreted to mean that if a clock trace is in the set of clock traces of $\Phi(P_2)$, then it belongs to the set of clock traces of $\Phi(P_1)$ as well. For the preservation of dependence, SDG is used to represent the dependence in source program and its transformed counterpart. A *refinement* relation which expresses the preservation of data dependence is defined as a relation on SDGs. Given $SDG(P_1)$ and $SDG(P_2)$, $SDG(P_2) \sqsubseteq_{dep} SDG(P_1)$ means that $SDG(P_2)$ is a refinement of $SDG(P_1)$.

5.1 Translation validation for clock transformations

5.1.1 Definition of correct transformation: clock refinement

Let $\Phi(P_1)$ and $\Phi(P_2)$ be two clock models, to which we refer respectively as a source program and its transformed counterpart produced by the compiler. We assume that they have the same set of input and output variables. We will discuss in detail in the next section in case the compiler renames some local variables. We say that P_1 and P_2 have the same clock semantics if $\Phi(P_1)$ and $\Phi(P_2)$ have the same set of clock traces:

$$\forall T_c. (T_c \in \Gamma(\Phi(P_1)) \Leftrightarrow T_c \in \Gamma(\Phi(P_2))). \quad (6)$$

In general, the compilation makes the transformed program more concrete. For instance, when the Signal compiler does the *Boolean abstraction* which is used to generate the sequential executable code, the signal with the fastest clock is always present in the generated code. Additionally, compilers do transformations, optimizations for removing or eliminating some redundant behaviors of the source program (e.g., eliminating subexpressions, trivial clock relations). Therefore, Requirement (6) is too strong to be practical. To address this issue, the relaxed requirement is given by:

$$\forall T_c. (T_c \in \Gamma(\Phi(P_2)) \Rightarrow T_c \in \Gamma(\Phi(P_1))). \quad (7)$$

Requirement (7) expresses that if every clock trace of $\Phi(P_2)$ is also a clock trace of $\Phi(P_1)$, or $\Gamma(\Phi(P_2)) \subseteq \Gamma(\Phi(P_1))$. We say that $\Phi(P_2)$ is a *correct clock transformation* of $\Phi(P_1)$ or $\Phi(P_2)$ is a clock refinement of $\Phi(P_1)$.

Proposition 2 The clock refinement is reflexive and transitive:

- $\forall \Phi(P), \Phi(P) \sqsubseteq_{clk} \Phi(P)$.
- If $\Phi(P_1) \sqsubseteq_{clk} \Phi(P_2)$ and $\Phi(P_2) \sqsubseteq_{clk} \Phi(P_3)$, then $\Phi(P_1) \sqsubseteq_{clk} \Phi(P_3)$.

Proof The reflexivity is obvious based on the clock refinement definition. For every clock trace $T_c \in \Gamma(\Phi(P_1))$,

then $T_c \in \Gamma(\Phi(P_2))$. Since $\Phi(P_2) \sqsubseteq_{\text{clk}} \Phi(P_3)$, we have $T_c \in \Gamma(\Phi(P_3))$, or $\Phi(P_1) \sqsubseteq_{\text{clk}} \Phi(P_3)$.

5.1.2 Proving clock refinement by SMT solver

We now discuss an approach to check the existence of refinement between two clock models (Requirement (7)) which is based on the following theorem.

Theorem 1 Given a source program P_1 and its transformed program P_2 , P_2 is a correct clock transformation of P_1 if it satisfies that for every interpretation \hat{I} , if \hat{I} is a clock configuration of $\Phi(P_2)$, then it is also a clock configuration of $\Phi(P_1)$:

$$(\models \Phi(P_2) \Rightarrow \Phi(P_1)) \Rightarrow \Phi(P_2) \sqsubseteq_{\text{clk}} \Phi(P_1). \quad (8)$$

Proof To prove Theorem 1, we show that if $\forall \hat{I}.(\hat{I} \models \Phi(P_2) \Rightarrow \hat{I} \models \Phi(P_1))$ then $\Gamma(\Phi(P_2)) \subseteq \Gamma(\Phi(P_1))$. Given $T_c \in \Gamma(\Phi(P_2))$, it means that $\forall t, T_c(t) \in S_{\text{sat}}(\Phi(P_2))$. Since $\forall \hat{I}.(\hat{I} \models \Phi(P_2) \Rightarrow \hat{I} \models \Phi(P_1))$, thus $S_{\text{sat}}(\Phi(P_2)) \subseteq S_{\text{sat}}(\Phi(P_1))$, meaning that $T_c(t) \in S_{\text{sat}}(\Phi(P_1))$ for every t . Therefore, we have $T_c \in \Gamma(\Phi(P_1))$. \square

To solve the validity of the formula $(\Phi(P_2) \Rightarrow \Phi(P_1))$ in (8), a SMT solver is needed since this formula involves non-Boolean variables and *uninterpreted functions*. A SMT solver decides the satisfiability of arbitrary logic formulas of linear real and integer arithmetic, scalar types, other user-defined data structures, and uninterpreted functions. If the formula belongs to the decidable theory, the solver gives two types of answers: sat when the formula has a model (there exists an interpretation that satisfies it); or unsat otherwise. In our case, we will ask the solver to check whether the formula $\neg(\Phi(P_2) \Rightarrow \Phi(P_1))$ is unsatisfiable. Since $\neg(\Phi(P_2) \Rightarrow \Phi(P_1))$ is unsatisfiable iff $\models \Phi(P_2) \Rightarrow \Phi(P_1)$.

In our translation validation, the clock models which are constructed from Boolean, numerical variables and uninterpreted functions belong to a part of first-order logic which have a *small model* property. The numerical variables are involved only in some implication with *uninterpreted functions* such as $(\bar{x} = \bar{x}' \wedge \bar{y} = \bar{y}') \Rightarrow \bar{v}_\square^i = \bar{v}_\square^j$. In addition, the formula is quantifier-free. This means the check of satisfiability can be established by examining a certain finite cardinality of models, and it can be solved efficiently and significantly improves the scalability of the solver.

5.1.3 Illustrate on example

Consider the program *DEC* and its transformed program of the *clock calculation* phase of the Signal compiler,

DEC_BASIC_TRA. For the validation process, the clock semantics of the transformed program is also represented as the clock model, $\Phi(\text{DEC_BASIC_TRA})$ as follows:

$$\begin{aligned} & (\widehat{\text{CLK}} \Leftrightarrow \widehat{\text{CLK_N}} \wedge \neg \widehat{\text{CLK_FB}}) \wedge (\widehat{\text{CLK}} \Rightarrow \overline{\widehat{\text{CLK}}}) \\ & \wedge (\widehat{\text{CLK_N}} \Leftrightarrow \widehat{\text{CLK_N}} \vee \widehat{\text{CLK_FB}}) \\ & \wedge (\widehat{\text{CLK_N}} \Rightarrow \overline{\widehat{\text{CLK_N}}}) \\ & \wedge \widehat{\text{CLK_N}} \Leftrightarrow \widehat{N} \Leftrightarrow \widehat{ZN} \\ & \wedge (\widehat{N} \Leftrightarrow \widehat{FB} \wedge \widehat{\text{CLK_FB}} \vee \widehat{v}_{<=}^1 \wedge \widehat{\text{CLK}}) \\ & \wedge (\widehat{v}_{<=}^1 \Leftrightarrow \widehat{ZN}) \\ & \wedge (\widehat{ZN} \Leftrightarrow \widehat{N}) \\ & \wedge (\widehat{\text{CLK_FB}} \Leftrightarrow \widehat{v}_{<=}^1 \wedge \overline{\widehat{v}_{<=}^1}) \wedge (\widehat{v}_{<=}^1 \Rightarrow \widehat{ZN}) \\ & \wedge \widehat{\text{CLK_FB}} \Leftrightarrow \widehat{FB} \\ & \wedge \widehat{\text{CLK_12}} \Leftrightarrow \widehat{v}_{<=}^1 \wedge \neg \overline{\widehat{v}_{<=}^1} \end{aligned}$$

Then to check the transformation from DEC to DEC_BASIC_TRA is correct w.r.t. the clock semantics, the validator will solve the validity of the formula $\Phi(\text{DEC_BASIC_TRA}) \Rightarrow \Phi(\text{DEC})$.

5.2 Translation validation for SDGs

5.2.1 Definition of correct transformation: dependence refinement

Considering two SDGs $\text{SDG}(P_1)$ and $\text{SDG}(P_2)$, to which we refer respectively as a source program and its transformed counterpart produced by a compiler. A dependence path from x to y in $\text{SDG}(P_2)$ is *reinforcement* of the dependence path from x to y in $\text{SDG}(P_1)$ if at any instant the dependence path in $\text{SDG}(P_1)$ is effective implying that the dependence path in $\text{SDG}(P_2)$ is effective.

Definition 6 (Reinforcement) Let $dp_1 = x \xrightarrow{\widehat{c}_0} x_1 \xrightarrow{\widehat{c}_1} \dots \xrightarrow{\widehat{c}_{n-1}} y$ and $dp_2 = x \xrightarrow{\widehat{c}'_0} x'_1 \xrightarrow{\widehat{c}'_1} \dots \xrightarrow{\widehat{c}'_{m-1}} y$ be two dependence paths in $\text{SDG}(P_1)$ and $\text{SDG}(P_2)$, respectively. It is said that dp_2 is a *reinforcement* of dp_1 iff $(\bigwedge_{i=0}^{n-1} \widehat{c}_i \Rightarrow \bigwedge_{j=0}^{m-1} \widehat{c}'_j)$.

We write $dp_2 \leq_{\text{dep}} dp_1$ to denote the fact that dp_2 is a reinforcement of dp_1 . The condition $(\bigwedge_{i=0}^{n-1} \widehat{c}_i \Rightarrow \bigwedge_{j=0}^{m-1} \widehat{c}'_j)$ is used to indicate that if the dependence path in $\text{SDG}(P_1)$ is effective then the dependence path in $\text{SDG}(P_2)$ is effective. In the special case when $m = n = 1$, $x \xrightarrow{\widehat{c}_0} y$ is a reinforcement of $x \xrightarrow{\widehat{c}'_0} y$ iff $(\widehat{c}_0 \Rightarrow \widehat{c}'_0)$.

Definition 7 (Deadlock consistency) A dependence path $dp_2 = x \xrightarrow{\widehat{c}'_0} x'_1 \xrightarrow{\widehat{c}'_1} \dots \xrightarrow{\widehat{c}'_{m-1}} y$ in $\text{SDG}(P_2)$ is a *deadlock-consistent* for $dp_1 = x \xrightarrow{\widehat{c}_0} x_1 \xrightarrow{\widehat{c}_1} \dots \xrightarrow{\widehat{c}_{n-1}} y$ in $\text{SDG}(P_1)$ iff

for every dependence path $y \xrightarrow{\widehat{l}_0} z_1 \xrightarrow{\widehat{l}_1} \dots \xrightarrow{\widehat{l}_{p-1}} x$ in $\text{SDG}(P_1)$ such that $(\bigwedge_{i=0}^{n-1} \widehat{c}_i \wedge \bigwedge_{j=0}^{p-1} \widehat{l}_j) \Leftrightarrow \text{false}$, then for every dependence path $y \xrightarrow{\widehat{l}'_0} z'_1 \xrightarrow{\widehat{l}'_1} \dots \xrightarrow{\widehat{l}'_{q-1}} x$ in $\text{SDG}(P_2)$, it satisfies $(\bigwedge_{u=0}^{m-1} \widehat{c}'_u \wedge \bigwedge_{v=0}^{q-1} \widehat{l}'_v) \Leftrightarrow \text{false}$, denoted by $dp_2 \preceq_{dep} dp_1$.

When $m = n = p = q = 1$, $x \xrightarrow{\widehat{c}'_0} y$ is deadlock-consistent for $x \xrightarrow{\widehat{c}_0} y$ iff $((c_0 \wedge l_0) \Leftrightarrow \text{false}) \Rightarrow ((c'_0 \wedge l'_0) \Leftrightarrow \text{false})$. Deadlock consistency expresses the fact that if there are dependence paths from a signal x to a signal y and vice-versa such that there is no cyclic dependence between x and y in the source program, then the transformed program cannot introduce any cyclic dependence between x and y .

Recall that $\text{SDG}(P_1)$ and $\text{SDG}(P_2)$ are two SDGs, we assume that they have the same set of nodes. We say that the transformed counterpart P_2 of the source program P_1 preserves the dependences between signals if the following conditions are satisfied:

1. For any dependence path between signals from signal x to signal y in $\text{SDG}(P_1)$ at a clock constraint \widehat{c}_1 , then there exists a dependence path from x to y at a clock constraint \widehat{c}_2 in $\text{SDG}(P_2)$ such that whenever the dependence in $\text{SDG}(P_1)$ is effective, then the dependence in $\text{SDG}(P_2)$ is also effective.
2. If there is no deadlocks in $\text{SDG}(P_1)$, then $\text{SDG}(P_2)$ introduces no deadlocks

We say that $\text{SDG}(P_2)$ is a *correct transformation* of $\text{SDG}(P_1)$ or $\text{SDG}(P_2)$ is a *dependence refinement* of $\text{SDG}(P_1)$. We write $\text{SDG}(P_2) \sqsubseteq_{dep} \text{SDG}(P_1)$ to denote the fact that there exists a dependence refinement relation between $\text{SDG}(P_2)$ and $\text{SDG}(P_1)$. The formal definition of dependence refinement is:

Definition 8 (Dependence refinement) Let $\text{SDG}(P_1)$ and $\text{SDG}(P_2)$ be two synchronous dependence graphs, $\text{SDG}(P_2)$ is a dependence refinement of $\text{SDG}(P_1)$ if:

$$\begin{aligned}
& - \forall dp_1 = x \xrightarrow{\widehat{c}_0} x_1 \xrightarrow{\widehat{c}_1} \dots \xrightarrow{\widehat{c}_{n-1}} y \text{ in } \text{SDG}(P_1), \\
& \quad \exists dp_2 = x \xrightarrow{\widehat{c}'_0} x'_1 \xrightarrow{\widehat{c}'_1} \dots \xrightarrow{\widehat{c}'_{m-1}} y \text{ in } \text{SDG}(P_2) \\
& \quad \text{s.t } dp_2 \preceq_{dep} dp_1 \\
& - \forall dp_1 = x \xrightarrow{\widehat{c}_0} x_1 \xrightarrow{\widehat{c}_1} \dots \xrightarrow{\widehat{c}_{n-1}} y \text{ in } \text{SDG}(P_1) \text{ and} \\
& \quad \forall dp_2 = x \xrightarrow{\widehat{c}'_0} x'_1 \xrightarrow{\widehat{c}'_1} \dots \xrightarrow{\widehat{c}'_{m-1}} y \text{ in } \text{SDG}(P_2), \\
& \quad dp_2 \preceq_{dep} dp_1
\end{aligned}$$

Proposition 3 The reinforcement, deadlock consistency, and dependence refinement are reflexive and transitive.

Proof

• Reinforcement

- Reflexivity: For any dependence path dp , based on the definition, we always have $dp \preceq_{dep} dp$.
- Transitivity: Assume that $dp_1 \preceq_{dep} dp_2$ and $dp_2 \preceq_{dep} dp_3$, we have $(\bigwedge_{i=0}^{n-1} \widehat{c}_i \Rightarrow \bigwedge_{j=0}^{m-1} \widehat{c}'_j) \wedge (\bigwedge_{j=0}^{m-1} \widehat{c}'_j \Rightarrow \bigwedge_{k=0}^{p-1} \widehat{c}''_k)$, thus $(\bigwedge_{i=0}^{n-1} \widehat{c}_i \Rightarrow \bigwedge_{k=0}^{p-1} \widehat{c}''_k)$, or $dp_1 \preceq_{dep} dp_3$.

• Deadlock consistency

- Reflexivity: Based on the definition, we always have $dp \preceq_{dep} dp$.
- Transitivity: Assume that $dp_1 \preceq_{dep} dp_2$ and $dp_2 \preceq_{dep} dp_3$, we have $((\bigwedge_{i=0}^{n-1} \widehat{c}_i \wedge \bigwedge_{j=0}^{p-1} \widehat{l}_j) \Leftrightarrow \text{false}) \Rightarrow ((\bigwedge_{u=0}^{m-1} \widehat{c}'_u \wedge \bigwedge_{v=0}^{q-1} \widehat{l}'_v) \Leftrightarrow \text{false}) \wedge ((\bigwedge_{u=0}^{m-1} \widehat{c}'_u \wedge \bigwedge_{v=0}^{q-1} \widehat{l}'_v) \Leftrightarrow \text{false}) \Rightarrow ((\bigwedge_{t=0}^{r-1} \widehat{c}''_t \wedge \bigwedge_{z=0}^{s-1} \widehat{l}''_z) \Leftrightarrow \text{false})$, thus $((\bigwedge_{i=0}^{n-1} \widehat{c}_i \wedge \bigwedge_{j=0}^{p-1} \widehat{l}_j) \Leftrightarrow \text{false}) \Rightarrow ((\bigwedge_{t=0}^{r-1} \widehat{c}''_t \wedge \bigwedge_{z=0}^{s-1} \widehat{l}''_z) \Leftrightarrow \text{false})$, or $dp_1 \preceq_{dep} dp_3$.

• Dependence refinement

- Reflexivity: For every dependence path dp in $\text{SDG}(P)$, we have $dp \preceq_{dep} dp$ and $dp \preceq_{dep} dp$, thus $\text{SDG}(P) \sqsubseteq_{dep} \text{SDG}(P)$.
- Transitivity: Assume that $\text{SDG}(P_1) \sqsubseteq_{dep} \text{SDG}(P_2)$ and $\text{SDG}(P_2) \sqsubseteq_{dep} \text{SDG}(P_3)$, we will show that $\text{SDG}(P_1) \sqsubseteq_{dep} \text{SDG}(P_3)$.
 - 1) For every dependence path dp_3 in $\text{SDG}(P_3)$, there exists a dependence path dp_2 in $\text{SDG}(P_2)$ such that $dp_2 \preceq_{dep} dp_3$. Since $\text{SDG}(P_1) \sqsubseteq_{dep} \text{SDG}(P_2)$, there exists a dependence path dp_1 in $\text{SDG}(P_1)$ such that $dp_1 \preceq_{dep} dp_2$. Following the transitivity of the reinforcement, we have $dp_1 \preceq_{dep} dp_3$.
 - 2) For every dependence path dp_1 and dp_2 from node x to node y in $\text{SDG}(P_1)$ and $\text{SDG}(P_2)$, respectively, it satisfies $dp_1 \preceq_{dep} dp_2$ since $\text{SDG}(P_1) \sqsubseteq_{dep} \text{SDG}(P_2)$. Because $\text{SDG}(P_2) \sqsubseteq_{dep} \text{SDG}(P_3)$, for every dependence path dp_3 from x to y in $\text{SDG}(P_3)$, we have $dp_2 \preceq_{dep} dp_3$. Apply the transitivity property of the deadlock consistency, we have $dp_1 \preceq_{dep} dp_3$.

5.2.2 Proving dependence refinement by SMT solver

Given two SDGs, we introduce an approach to check the existence of dependence refinement between them that is implemented with a SMT-solver. A SMT-solver decides the satisfiability of arbitrary logic formulas of linear real and integer arithmetic, scalar types, other user-defined data structures, and uninterpreted functions. If the formula belongs to the decidable theory, the solver gives two types of answers: `sat`

when the formula has a model (there exists an interpretation that satisfies it); or `unsat` otherwise. In our case, the formulas which label the edges of the graphs are over Boolean variables, thus the solving is decidable and very efficient [22].

Following Definition 8, we will traverse the entire graphs $\text{SDG}(P_1)$ and $\text{SDG}(P_2)$ to verify that:

- for every path in $\text{SDG}(P_1)$, there exists a reinforcement path in $\text{SDG}(P_2)$,
- and for any path from x to y in $\text{SDG}(P_1)$ and $\text{SDG}(P_2)$, they are deadlock-consistent.

It means that the basic element which is verified is that given two dependence paths, how we check the reinforcement and deadlock-consistent properties. Consider two dependence paths $dp_1 = x \xrightarrow{\widehat{c}_0} x_1 \xrightarrow{\widehat{c}_1} \dots \xrightarrow{\widehat{c}_{n-1}} y$ and $dp_2 = x \xrightarrow{\widehat{c}'_0} x'_1 \xrightarrow{\widehat{c}'_1} \dots \xrightarrow{\widehat{c}'_{m-1}} y$, dp_2 is a reinforcement of dp_1 iff $(\bigwedge_{i=0}^{n-1} \widehat{c}_i \Rightarrow \bigwedge_{j=0}^{m-1} \widehat{c}'_j)$. The checking of this condition can be implemented by asking a SMT-solver to check $\models (\bigwedge_{i=0}^{n-1} \widehat{c}_i \Rightarrow \bigwedge_{j=0}^{m-1} \widehat{c}'_j)$. In the same way, a SMT-solver can be used to check the deadlock consistency between two dependence paths, that means we will ask the SMT-solver to check the validity of the formula $((\bigwedge_{i=0}^{n-1} \widehat{c}_i \wedge \bigwedge_{j=0}^{p-1} \widehat{l}_j) \Leftrightarrow \text{false}) \Rightarrow ((\bigwedge_{u=0}^{m-1} \widehat{c}'_u \wedge \bigwedge_{v=0}^{p-1} \widehat{l}'_v) \Leftrightarrow \text{false})$.

We present here the concept of abstraction over SDGs which enable the checking process more efficient. According to the nature of SDGs, the abstraction is computed through the following rules of parallel and series [23] upon the input and output nodes:

$$\begin{aligned} x \xrightarrow{\widehat{c}_0} y \xrightarrow{\widehat{c}_1} z &\Rightarrow x \xrightarrow{\widehat{c}_0 \wedge \widehat{c}_1} z; \\ x \xrightarrow{\widehat{c}_0} y \text{ and } x \xrightarrow{\widehat{c}_1} y &\Rightarrow x \xrightarrow{\widehat{c}_0 \vee \widehat{c}_1} y; \end{aligned}$$

Let $\overline{\text{SDG}(P_1)}$ and $\overline{\text{SDG}(P_2)}$ be graphs which are applied the rules of parallel and series, then $\overline{\text{SDG}(P_2)}$ is a dependence refinement of $\overline{\text{SDG}(P_1)}$ if the following conditions are satisfied:

- $\forall e_1 = (x, y) \text{ in } \overline{\text{SDG}(P_1)}, \exists e_2 = (x, y) \text{ in } \overline{\text{SDG}(P_2)}$
s.t $e_2 \leq_{dep} e_1$
- $\forall e_1 = (x, y) \text{ in } \overline{\text{SDG}(P_1)}, e_2 = (x, y) \text{ in } \overline{\text{SDG}(P_2)}$
 $e_2 \approx_{dep} e_1$

6 Implementation

In this section, we describe the implementation of our validator and some adaptation when the translation validation is applied to the real Signal compiler. And we also show the previously unknown bugs have been detected so far by the validator.

6.1 Toward certified compiler

Given a program P , with an unverified compiler, we consider the following process:

1. The compiler takes program P and transforms it.
2. If there is any error (i.e., syntax errors), it outputs an `Error`.
3. Otherwise, it outputs the intermediate representation $IR(P)$ (i.e., the intermediate representation is written in the same language syntaxes as the source program P).

These steps can be represented in the following pseudo-code, where $Cp(P)$ is the compilation step from the source program P to either compiled code $IR(P)$ or compilation errors.

1. if (`Cp(P) is Error`)
2. then output `Error`;
3. else output `IR(P)`.

Now, it is followed by our refinement verification which checks that the transformed program $IR(P)$ refines P w.r.t. the clock semantic and the dependence. This will provide formal guarantee as strong as that provided by a formally certified compiler. Indeed, consider the following process:

1. if (`Cp(P) is Error`)
2. then output `Error`;
3. else
4. if $((\Phi(IR(P))) \sqsubseteq_{clk} \Phi(P)) \ \&\&$
 $(\text{SDG}(IR(P)) \sqsubseteq_{dep} \text{SDG}(P))$
5. then output `IR(P)`;
6. else output `Error`.

We describe the main components of the implementation which is integrated in the existing Polychrony toolset [12] to prove the preservation of clock semantics and dependence of the Signal compiler. We are interested in the two first stages: *clock calculation*, *boolean abstraction* and *static scheduling*. The intermediate forms in the transformations of the compiler may be expressed in the Signal language itself.

At a high level, our tool which is depicted in Fig. 4 works as follows. First, it takes the input program $P.SIG$ and its transformed program $P_TRA.SIG$, computes the corresponding clock models. The clock models of input and transformed programs are combined as the formula $(\Phi(P_TRA.SIG) \Rightarrow \Phi(P.SIG))$. It uses a solver to check $\models (\Phi(P_TRA.SIG) \Rightarrow \Phi(P.SIG))$ (or equivalently $M \not\models$




Fig. 4 An overview of our integration within Polychrony toolset

$\neg(\Phi(P_TRA.SIG) \Rightarrow \Phi(P.SIG))$). The result of this checking can be exploited for the preservation of clock semantic of the transformations. If the result says that the checked formula is not valid (or the negation formula is satisfiable) then it emits compilation error. Otherwise, the compiler continues its work. The same procedure is applied for the other steps of the compiler. Finally, our verification process asserts that $\Phi(P_BOOL_TRA.SIG) \sqsubseteq_{clk} \Phi(P_TRA.SIG) \sqsubseteq_{clk} \Phi(P.SIG)$ along the transformations of the compiler.

In the similar way, for the scheduling stage of the compilation, our tool takes the program $P_BOOL_TRA.SIG$ and its transformed program $P_SEQ_TRA.SIG$, constructs the corresponding SDGs. Then it checks that $SDG(P_SEQ_TRA.SIG)$ is a dependence refinement of $SDG(P_BOOL_TRA.SIG)$. If the answer is “No”, then it emits compilation error. Otherwise, the compiler continues its work.

Here, we delegate the checking of the refinements to a SMT solver. Our implementation uses the SMT-LIB common format [24] to encode the clock models as input of the SMT-solver. For our implementation, we consider the Yices [11] solver, which is one of the best solvers at the SMT-COMP competition [25].

6.2 Constant clock and renaming

In Signal, the occurrence of constants is allowed to designate a constant signal (e.g., a signal with a constant value). However, each occurrence of a constant has a particular clock since the corresponding signal is hidden, this clock is determined by the context where the constant is used, called

context clocks. This makes our abstraction for Signal operator above invalid in case a constant signal is used. In consequence of that, we provide the abstraction for each Signal operator when this operator uses a constant signal, where cst denotes a constant.

6.2.1 Stepwise extensions

- $\phi(y := cst) = \hat{y} \Rightarrow (\bar{y} \Leftrightarrow cst)$ if y is Boolean.
- $\phi(y := cst) = \emptyset$ if y is non-Boolean.
- $\phi(y := x \text{ and } cst) = (\hat{y} \Leftrightarrow \hat{x}) \wedge (\hat{y} \Rightarrow (\bar{y} \Leftrightarrow \bar{x} \wedge cst))$.
- $\phi(y := x \text{ or } cst) = (\hat{y} \Leftrightarrow \hat{x}) \wedge (\hat{y} \Rightarrow (\bar{y} \Leftrightarrow \bar{x} \vee cst))$.
- $\phi(y := x \square cst) = (\hat{y} \Leftrightarrow \widehat{v}_{\square}^i \Leftrightarrow \hat{x}) \wedge (\hat{y} \Rightarrow (\bar{y} = \bar{v}_{\square}^i))$.

6.2.2 Deterministic merge

- x and y are Boolean.
 $\phi(y := x \text{ default } cst) = (\hat{y} \Leftrightarrow (\hat{x} \vee \hat{y})) \wedge \hat{y} \Rightarrow ((\hat{x} \wedge (\bar{y} \Leftrightarrow \bar{x})) \vee (\neg \hat{x} \wedge (\bar{y} \Leftrightarrow cst)))$.
 $\phi(y := cst \text{ default } x) = (\hat{y} \Leftrightarrow (\hat{x} \vee \hat{y})) \wedge \hat{y} \Rightarrow ((\hat{y} \wedge (\bar{y} \Leftrightarrow cst)) \vee (\neg \hat{y} \wedge (\bar{y} \Leftrightarrow \bar{x})))$.
- x, y and z are non-Boolean.
 $\phi(y := x \text{ default } cst) = \hat{y} \Leftrightarrow (\hat{x} \vee \hat{y})$.
 $\phi(y := cst \text{ default } x) = \hat{y} \Leftrightarrow (\hat{x} \vee \hat{y})$.

6.2.3 Boolean sampling

- x and y are Boolean.
 $\phi(y := x \text{ when true}) = (\hat{y} \Leftrightarrow (\hat{x} \wedge \hat{y})) \wedge (\hat{y} \Rightarrow (\bar{y} \Leftrightarrow \bar{x}))$.
 $\phi(y := x \text{ when false}) = \hat{y} \Leftrightarrow \text{false}$.

$$\phi(y := \text{cst when } b) = (\hat{y} \Leftrightarrow (\hat{b} \wedge \bar{b})) \wedge (\hat{y} \Rightarrow (\bar{y} \Leftrightarrow \text{cst})).$$

- x and y are non-Boolean.

$$\phi(y := x \text{ when true}) = \hat{y} \Leftrightarrow (\hat{x} \wedge \hat{y}).$$

$$\phi(y := x \text{ when false}) = \hat{y} \Leftrightarrow \text{false}.$$

$$\phi(y := \text{cst when } b) = \hat{y} \Leftrightarrow (\hat{b} \wedge \bar{b}).$$

Consider a process P and its sub-process P_1 such that a signal named x is local variable of both P and P_1 . When compiling this program, the compiler rename variable x in the sub-process P_1 . Our validator requires that the mapping of the original name and the new name for every variable such as x . Based on this mapping, for every variable x and its new name x_i , the following conjunct is added to the clock model:

- $(\hat{x} \Leftrightarrow \widehat{x_i}) \wedge (\bar{x} \Leftrightarrow \overline{x_i})$ if x is Boolean.
- $(\hat{x} \Leftrightarrow \widehat{x_i}) \wedge (\bar{x} = \overline{x_i})$ if x is non-Boolean.

6.3 Detected bugs

So far our validator has revealed two previously-unknown bugs in the compilation of the Signal compiler, one of them is related to the multiple constraints of clock. Another is a syntax error of generated C code from a Signal program in which a constant signal is presented.

The first problem was introduced when multiple constraints condition a clock such as the following segment of Signal program and its clock calculation parts in transformed programs.

```
// P.SIG
| x^ = when (y ≤ 9)
| x^ = when (y ≤ 1)
// P_BASIC_TRA.SIG
...
| CLK_x := when (y ≤ 9)
| CLK := when (y ≤ 1)
| CLK_x^ = CLK
| CLK^ = XZX_24
...
// P_BOOL_TRA.SIG
...
| when Tick^ = C_z^ = C_CLK
| when C_z^ = x^ = z
| C_z := y <= 9
| C_CLK := y ≥ 1
...
```

In the transformed counterpart P_BASIC_TRA , the introduction of signal XZX_24 and the synchronization between CLK and XZX_24 cause the incorrect specification of clocks (e.g., in the source program P and P_BOOL_TRA , sig-

nal x is present, but in program P_BASIC_TRA , it might be absent when XZX_24 is absent). This bug be caught by our validator when it found that $\Phi(P_BOOL_TRA) \not\sqsubseteq_{clk} \Phi(P_BASIC_TRA)$. In addition, signal XZX_24 is introduced without declaration that makes a syntax error in P_BASIC_TRA .

The second problem was present in the Signal program in which a *merge* operator with a constant signal is used such as $y := 1 \text{ default } x$. The clock calculation is correct based on the validator result when it check the clock refinements between the input and transformed counterparts. However, it seems that the code generation phase of the compiler deals wrongly with the *clock context* of a constant signal by introducing a syntax error in the generated C code. The bug and its fix are given by:

```
// Version with bug
if (C_y)
{
  y = 1; else y = x;
  w_ClockError_y(y);
}
// Version without bug
if (C_y)
{
  if (C_y) y = 1; else y = x;
  w_ClockError_y(y);
}
```

7 Related work and conclusion

The notion of translation validation was invented in [6,7] by Pnueli et al. to verify the code generator of Signal. In that work, the authors define a language of symbolic models to represent both the source and target programs, called synchronous transition systems (STS). A STS is a set of logic formulas which describes the functional and temporal constraints of the whole program and its generated C code. Then they use BDD [26] representations to implement the symbolic STS models, and their proof method uses a solver to reason on the constraints. The drawback of this approach is that it does not capture explicitly the clock semantic and data dependences. And in some cases, the compiler eliminates the use of a local register variable in the generated code and then, the mapping cannot be established. Additionally, for a large program, the formula is very large, including numerical expressions that cause some inefficiency. Moreover, the whole calculation of a synchronous program or the generated code

is considered as one atomic transition in STS, thus it does not capture the data dependencies of the programs and does not explicitly prove the preservation of abstract clocks and data dependences.

Another related work is the static analysis of Signal programs for efficient code generation [20]. In a similar way as we do, the authors formalize the abstract clocks and clock relations as first-order logic formulas with the help of interval abstraction technique. The objective is to make the generated code more efficient by detecting and removing the dead-code segments (e.g., segment of code to compute a data-flow which is always absent). They determine the existence of empty clocks, mutual exclusion of two or more clocks, or clock inclusions, by reasoning on the formal model using a SMT solver.

Some other works have adopted the translation validation approach in verification of transformations, and optimizations. In [9], the translation validation is used to verify several common optimizations such as common subexpression elimination, register allocation, and loop inversion. The validator is simulation-based, that means it checks the existence of a simulation relation between two programs. Leroy [27] used this technique to develop the CompCert high-assurance C compiler. The programs before and after the transformations and optimizations of the compiler are represented in a common intermediate form, then the preservation of semantics is checked by using symbolic execution and the proof assistant Coq. It also has shown that translation validation can be used to validate advanced loop optimizations such as software pipelining as in [28]. Tristan et al. [10] recently proposed a framework for translation validation of LLVM optimizer. For a function and its optimized counterpart, they compute a shared value-graph. The graph is *normalized* (roundly speaking, the graph is reduced). After the normalizing, if the outputs of two functions are represented by the same sub-graph, they can safely conclude that two functions are equivalent.

On the other hand, Biernacki et al. [29] introduce a generic machine-based intermediate presentation to describe the transition functions in the modular compilation of Scade/Lustre. The formalization of the intermediate presentation appears as a fundamental need in order to develop a certified compiler in a proof assistant. However, as we mentioned above, this approach yields a situation where any change of the compiler requires redoing the proof. Moreover, the compiler in general is much bigger and more difficult to verify than a validator such as ours. With the same purpose, in the work of [30], we encode the source Signal programs and their transforma-

tions with *polynomial dynamical systems*, and we prove that the transformations preserve the abstract clocks and clock relations of the source programs. This approach uses simulation relation in model checking techniques, and it suffers from the increasing of the state-space when it deals with large programs. On the contrary, in our present work, the abstract clocks and clock relations are described as a logic formula over Boolean variables. Thanks to the efficiency of SMT solvers in processing formulas over Boolean variables, our approach can deal with large programs whose number of variables is very big. This situation generally makes the state-space explosion problem in model checking techniques.

The present paper provides a proof of preservations of clock semantic and the data dependence during the transformations of the Signal compiler. We have presented a technique based on SMT solving to prove these preservations of clock semantic and the data dependence. The desired behavior of a given source program and its transformed counterpart are represented as clock models and SDGs. Refinement relations between clock models and synchronous data-flow graphs are used to express the preservations, which are checked by using a SMT solver.

We have implemented and integrated our validator within the Polychrony toolset by using the Yices solver. As future work, we would like to extend our work to the final phase of the Signal compiler, the code generation. Meaning that we will adapt our translation validation to work with the code generation phase. We will use the proof of abstract clock semantics preservation to verify the equivalence between data-flows and the corresponding variables from the program and its generated code. The verification of equivalence will be done by using a value-graph which contains only the computations of data-flows and where there is no timing information. We will therefore evaluate this graph more efficiently.

Acknowledgements This work was supported by Agence Nationale de la Recherche, project VERISYNC. We thank Sandeep Shukla for his early interest and enthusiasm, and Abdoulaye Gamatié, Laure Gonnord for discussing some parts of this work and exchanging ideas.

References

1. Berry G. The foundations of Esterel. In: Proof, Language, and Interaction. 2000, 425–454
2. Halbwachs N. A synchronous language at work: the story of lustre. In: Proceedings of the 3rd ACM and IEEE International Conference on Formal Methods and Models for Co-Design. 2005, 3–11
3. Gamati A. Designing embedded systems with the Signal programming language: synchronous, reactive specification. Springer Publishing Company, Incorporated, 2009

4. Inria. The coq proof assistant. <http://coq.inria.fr>
5. Do-178c. <http://rtca.org>
6. Pnueli A, Siegel M, Singerman E. Translation validation. Tools and Algorithms for the Construction and Analysis of Systems, Springer, 1998, 151–166
7. Pnueli A, Shtrichman O, Siegel M. Translation validation: from Signal to C. Lecture Notes in Computer Science, 1999, 1710: 231–255
8. Inria. The compcert project. <http://compcert.inria.fr>
9. Necula G C. Translation validation for an optimizing compiler. ACM SIGPLAN Notices, 2000, 35(5): 83–94
10. Tristan J B, Govereau P, Morrisett G. Evaluating value-graph translation validation for LLVM. ACM Sigplan Notices, 2011, 295–305
11. Dutertre B, Moura de L. Yices Sat-solver. <http://yices.csl.ri.com>
12. Espresso, Polychrony toolset. <http://www.irisa.fr/espresso/Polychrony>
13. Benveniste A, Le Guernic P. Hybrid dynamical systems theory and the signal language. IEEE Transactions on Automatic Control, 1990, 35(5): 535–546
14. Gautier T, Le Guernic P, Besnard L. Signal: a declarative language for synchronous programming of real-time systems. Lecture Notes in Computer Science, 1987, 274: 257–277
15. Abramsky S, Jung A. Domain theory. Abramsky S, Gabbay D M, Maibaum T S E, ed(s). Handbook of Logic in Computer Science: Volume 3: Semantic Structures. Oxford: Clarendon Press, 1994, 1–168
16. Kahn G. The semantics of a simple language for parallel programming. IFIP Congress, 1974, 471–475
17. Besnard L, Gautier T, Le Guernic P, Talpin J P. Compilation of polychronous data flow equations. Synthesis of Embedded Software, Springer, 2010, 1–40
18. Ackermann W. Solvable Cases of the Decision Problem. Vol. 12. North-Holland Pub. Co., 1954
19. Le Guernic P, Gautier T. Data-flow to von neumann: the signal approach. Rapports de recherche- INRIA
20. Gamatié A, Gonnord L. Static analysis of synchronous programs in signal for efficient design of multi-clocked embedded systems. ACM Sigplan Notices, 2011, 46(5): 71–80
21. Allen F E. Control flow analysis. ACM SIGPLAN Notices, 1970, 1–19
22. Biere A, Heule M, Maaren v H, Walsh T. Handbook of Satisfiability. Frontiers in Artificial Intelligence and Applications, vol. 185, 2009
23. Ma_eis O, Le Guernic P. Combining dependability with architectural adaptability by means of the signal language. Lecture Notes in Computer Science, 1993(724): 99–110
24. Barrett C, Ranise S, Stump A, Tinelli C. The satisfiability modulo theories library (SMT-LIB). <http://www.SMT-LIB.org>, 2008
25. <http://www.smtcomp.org/2009>
26. Bryant R E. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computers, 1986, 100(8): 677–691
27. Leroy X. Formal certification of a compiler back-end or: programming a compiler with a proof assistant. ACM SIGPLAN Notices, 2006, 41(1): 42–54
28. Tristan J B, Leroy X. A simple, verified validator for software pipelining. ACM SIGPLAN Notices, 2010, 45(1): 83–92
29. Biernacki D, Colaço J L, Hamon G, Pouzet M. Clock-directed modular code generation for synchronous data-flow languages. ACM SIG-

PLAN Notices, 2008, 43(7): 121–130

30. Ngo V C, Talpin J P, Gautier T, Le Guernic P, Besnard L. Formal verification of compiler transformations on polychronous equations. Lecture Notes in Computer Science, 2012, 7321: 113–127



Van Chan Ngo is a PhD student at INRIA. His main research interests are design, development, and formal verification of embedded real-time systems, and compiler theory. He finished the engineer degree with excellent ranking in Computer Engineering at the Talent Training Center, Hanoi University of Technology in 2005, and the graduate degree in Applied Mathematics and Computer Science within the French government scholarship program at Verimag Laboratory, Université de Grenoble 1, Grenoble, France in 2008.



Jean-Pierre Talpin is a senior researcher with INRIA and leads the project team who develops the open-source Polychrony environment. He received his PhD from Université Paris VI Pierre et Marie Curie in 1993. He then was a research associate with the European Computer-Industry Research Centre in Munich before to join INRIA in 1995.

Jean-Pierre edited two books with Elsevier and Springer, guest-edited more than ten special issues of ACM and IEEE scientific journals, and authored more than 20 journal articles and book chapters and 60 conference papers. He received the 2004 ACM Award for the most influential POPL paper, for his 2nd conference paper with Mads Tofte, and the 2012 LICS Test of Time Award, for his 1st conference paper with Pierre Jouvelot.



Thierry Gautier is a researcher with INRIA. He received the graduate degree from the Institut National des Sciences Appliquées, Rennes, France, in 1980, and the PhD degree in computer science from University of Rennes 1 in 1984. He is one of the designers of the Signal language, the polychronous model of computation and the Polychrony toolset. His main research interests lie in the safe design of complex embedded systems, including formal modeling, formal validation, and transformations of models to target architectures.



Paul Le Guernic graduated from Institut National des Sciences Appliquées de Rennes in 1974. He performed his Thèse de troisième cycle in Computer Science in 1976. From 1978 to 1984 he had a research position at INRIA. He is Directeur de Recherche in this institute since 1985. He has been head of the “Programming Environment for Real-

time Applications” group, which has defined and developed the Signal language. His main current interests include the development of theories, tools, and methods, for the design of real-time embedded heterogeneous systems. He is one of the architects of the Polychrony

tool set.



Loïc Besnard is currently a senior engineer at CNRS, France. He received his PhD degree in computer science from University of Rennes, France (1992). His research interests include the software reliability for the design of embedded systems: modeling, temporal analysis, formal verification, simulation, and synthesis of embedded systems.

He is involved in the development of the Polychrony toolset based on the synchronous language Signal.